FPGA-CNN Application for fruit detection based on Logos-PGL22G Board
☆14Aug 24, 2022Updated 3 years ago
Alternatives and similar repositories for ConvKing2022
Users that are interested in ConvKing2022 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆18Aug 25, 2023Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- acp was a fork of the vim plugin autocomplpop (2.14.1) - I've switched to a new neovim setup and no longer maintain this☆11Feb 5, 2013Updated 13 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆134Oct 25, 2021Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆17Apr 22, 2022Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Customized vim and neovim color scheme inspired from lucario with darkblue elements☆11Jun 25, 2018Updated 8 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆13May 19, 2026Updated 2 months ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Hardware Description Language Translator☆17Jun 9, 2026Updated last month
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆20Oct 12, 2024Updated last year
- ☆37May 29, 2021Updated 5 years ago
- ☆33Aug 23, 2023Updated 2 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆287Apr 1, 2024Updated 2 years ago
- ☆13Apr 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FFT algorithm for fpga☆26Aug 17, 2021Updated 4 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- 從 C 語言到 RISCV 處理器☆24Jan 18, 2019Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 10 months ago
- syn script for DC Compiler☆14May 15, 2022Updated 4 years ago
- Verification IP project for I3C protocol☆28May 28, 2026Updated last month
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- ☆22Oct 29, 2025Updated 8 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆17Sep 26, 2021Updated 4 years ago
- FPGA实现动态图像识别☆24Jul 31, 2020Updated 5 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆372May 2, 2023Updated 3 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 7 years ago