redlightASl / ConvKing2022Links
FPGA-CNN Application for fruit detection based on Logos-PGL22G Board
☆13Updated 3 years ago
Alternatives and similar repositories for ConvKing2022
Users that are interested in ConvKing2022 are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆27Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆89Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- ☆25Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆90Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆118Updated last year
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Updated 3 years ago
- ☆64Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Implement a bitonic sorting network on FPGA☆48Updated 4 years ago
- Build an open source, extremely simple DMA.☆23Updated 6 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆97Updated 8 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆78Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Updated 7 years ago
- ☆38Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 5 years ago