mfkiwl / E203_dmaView external linksLinks
☆11Jun 28, 2020Updated 5 years ago
Alternatives and similar repositories for E203_dma
Users that are interested in E203_dma are comparing it to the libraries listed below
Sorting:
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆23Jun 28, 2022Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated last year
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- ☆20Nov 18, 2022Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆43Sep 26, 2023Updated 2 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- AXI4 BFM in Verilog☆35Dec 13, 2016Updated 9 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago