mfkiwl / E203_dmaLinks
☆10Updated 4 years ago
Alternatives and similar repositories for E203_dma
Users that are interested in E203_dma are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆20Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- AXI Interconnect☆49Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆19Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆33Updated 6 years ago
- ☆36Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆25Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 5 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- commit rtl and build cosim env☆15Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago