Verilog Convolutional Neural Network on PYNQ
☆28Apr 2, 2018Updated 8 years ago
Alternatives and similar repositories for vcnn
Users that are interested in vcnn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆77Jul 31, 2018Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆63Jan 29, 2019Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Mar 30, 2018Updated 8 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆198Mar 20, 2024Updated 2 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆22Sep 16, 2021Updated 4 years ago
- System Verilog code describing a fully combinational binarized neural network.☆36Jul 6, 2018Updated 7 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 2 months ago
- ☆92Apr 15, 2020Updated 6 years ago
- Built a convolutional neural network on the PYNQ-Z2 platform and accelerated traffic sign recognition using FPGA.☆30Jul 11, 2025Updated 10 months ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Stereo vision core implemented on an FPGA using HLS☆12Apr 12, 2013Updated 13 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- A bayesian approach to examining default mode network functional connectivity and cognitive performance in major depressive disorder☆13Aug 23, 2019Updated 6 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 7 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆586Jun 18, 2018Updated 7 years ago
- ECG Classification with Tensorflow☆19Nov 11, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- ☆29Feb 21, 2018Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Dec 15, 2021Updated 4 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆18Nov 15, 2022Updated 3 years ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 4 years ago