g0kul / vcnn
Verilog Convolutional Neural Network on PYNQ
☆28Updated 6 years ago
Alternatives and similar repositories for vcnn:
Users that are interested in vcnn are comparing it to the libraries listed below
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆110Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆63Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆87Updated 4 years ago
- IC implementation of TPU☆113Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 4 years ago
- ☆19Updated 7 years ago