trivedidvijen / SPI-to-I2C-Protocol-Conversion-Using-VerilogView external linksLinks
SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.
☆12Jul 28, 2021Updated 4 years ago
Alternatives and similar repositories for SPI-to-I2C-Protocol-Conversion-Using-Verilog
Users that are interested in SPI-to-I2C-Protocol-Conversion-Using-Verilog are comparing it to the libraries listed below
Sorting:
- ☆13Jul 5, 2019Updated 6 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- ☆20Nov 18, 2022Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- Hardware Viterbi Decoder in verilog☆29May 28, 2019Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- I2C Master Verilog module☆37Jun 1, 2025Updated 8 months ago
- Simulation files for Topics in Wireless Communications.☆15May 24, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆13Jan 22, 2026Updated 3 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- ☆11Mar 12, 2024Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- MatLab scripts used to generate the results illustrated in paper: "Massive Wireless Energy Transfer: Enabling Sustainable IoT Towards 6G …☆12Oct 4, 2021Updated 4 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago