trivedidvijen / SPI-to-I2C-Protocol-Conversion-Using-VerilogLinks
SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.
☆10Updated 4 years ago
Alternatives and similar repositories for SPI-to-I2C-Protocol-Conversion-Using-Verilog
Users that are interested in SPI-to-I2C-Protocol-Conversion-Using-Verilog are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 weeks ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- ☆20Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆13Updated 9 months ago
- this repository is a project about iic master, created by gyj in second half of 2017☆17Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- ☆13Updated 6 years ago
- These scrpits will be extremly useful in parsing Verilog files☆7Updated 10 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆15Updated last year
- AXI Interconnect☆51Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- APB Logic☆19Updated this week
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- ☆26Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆20Updated last year
- ☆19Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- ☆21Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago