trivedidvijen / SPI-to-I2C-Protocol-Conversion-Using-Verilog
SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.
☆9Updated 3 years ago
Alternatives and similar repositories for SPI-to-I2C-Protocol-Conversion-Using-Verilog
Users that are interested in SPI-to-I2C-Protocol-Conversion-Using-Verilog are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆25Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆15Updated 2 years ago
- Maven Silicon Project☆17Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆19Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆11Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆19Updated 2 years ago
- ☆10Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- ☆17Updated 10 years ago
- Verilog Code for I2C Protocol☆18Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Verification IP for APB protocol☆63Updated 4 years ago
- System Verilog using Functional Verification☆10Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- 异步FIFO的内部实现☆24Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆40Updated 3 years ago