trivedidvijen / SPI-to-I2C-Protocol-Conversion-Using-VerilogLinks
SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.
☆11Updated 4 years ago
Alternatives and similar repositories for SPI-to-I2C-Protocol-Conversion-Using-Verilog
Users that are interested in SPI-to-I2C-Protocol-Conversion-Using-Verilog are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- ☆20Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Updated 7 years ago
- ☆13Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- ☆26Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- AXI Interconnect☆53Updated 4 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated last week
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 5 years ago
- ☆21Updated 5 years ago