CMU-SAFARI / MIG-7-PHY-DDR3-ControllerLinks
A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
☆11Updated 4 years ago
Alternatives and similar repositories for MIG-7-PHY-DDR3-Controller
Users that are interested in MIG-7-PHY-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- ☆29Updated last week
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆13Updated 7 months ago
- ☆19Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆10Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- ☆29Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆14Updated this week
- ☆21Updated 5 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago