CMU-SAFARI / MIG-7-PHY-DDR3-ControllerLinks
A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
☆11Updated 4 years ago
Alternatives and similar repositories for MIG-7-PHY-DDR3-Controller
Users that are interested in MIG-7-PHY-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- ☆27Updated 6 years ago
- ☆30Updated 3 weeks ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 10 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- ☆19Updated last month
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆13Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆31Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆10Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated 2 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- ☆21Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Network on Chip for MPSoC☆28Updated last week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆18Updated last year
- HLS for Networks-on-Chip☆37Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆17Updated 7 months ago
- DUTH RISC-V Microprocessor☆22Updated 11 months ago
- ☆13Updated 10 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago