CMU-SAFARI / MIG-7-PHY-DDR3-ControllerLinks
A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
☆11Updated 3 years ago
Alternatives and similar repositories for MIG-7-PHY-DDR3-Controller
Users that are interested in MIG-7-PHY-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- ☆30Updated 2 months ago
- ☆29Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- ☆12Updated this week
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- ☆20Updated 5 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆21Updated 5 years ago
- ☆13Updated 3 weeks ago
- ☆14Updated 2 years ago