CMU-SAFARI / MIG-7-PHY-DDR3-ControllerLinks
A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
☆11Updated 4 years ago
Alternatives and similar repositories for MIG-7-PHY-DDR3-Controller
Users that are interested in MIG-7-PHY-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 years ago
- ☆20Updated last month
- ☆32Updated 2 weeks ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆23Updated 10 years ago
- ☆31Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Network on Chip for MPSoC☆28Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated last month
- ☆10Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 2 years ago
- ☆13Updated 9 months ago
- ☆13Updated 6 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆17Updated 8 months ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆15Updated last month
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- ☆28Updated last year
- RISC-V IOMMU in verilog☆20Updated 3 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆15Updated 3 weeks ago