Basantloay / Softmax_CNNLinks
This repository contains full code of Softmax Layer in Verilog
☆20Updated 5 years ago
Alternatives and similar repositories for Softmax_CNN
Users that are interested in Softmax_CNN are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- Verilog implementation of Softmax function☆73Updated 3 years ago
- ☆18Updated this week
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- ☆37Updated 6 years ago
- ☆120Updated 5 years ago
- ☆70Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- ☆42Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆10Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆14Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago