Basantloay / Softmax_CNNLinks
This repository contains full code of Softmax Layer in Verilog
☆20Updated 5 years ago
Alternatives and similar repositories for Softmax_CNN
Users that are interested in Softmax_CNN are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆63Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆30Updated last year
- ☆124Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆131Updated 6 months ago
- Tensor Processing Unit implementation in Verilog☆13Updated 10 months ago
- ☆72Updated 7 years ago
- ☆40Updated 6 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- ☆19Updated 2 months ago
- ☆11Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- 3×3脉动阵列乘法器☆50Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 3 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆44Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year