Basantloay / Softmax_CNNLinks
This repository contains full code of Softmax Layer in Verilog
☆18Updated 5 years ago
Alternatives and similar repositories for Softmax_CNN
Users that are interested in Softmax_CNN are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆20Updated 10 months ago
- ☆113Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- ☆15Updated last year
- ☆34Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- ☆43Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Tensor Processing Unit implementation in Verilog☆8Updated 4 months ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago