Basantloay / Softmax_CNN
This repository contains full code of Softmax Layer in Verilog
☆14Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Softmax_CNN
- Verilog implementation of Softmax function☆48Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- ☆26Updated 5 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- ☆60Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- ☆9Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago