IEEE-NITK / VLSI_design-of-RISCLinks
IEEE Executive project for the year 2021-2022
☆9Updated 2 years ago
Alternatives and similar repositories for VLSI_design-of-RISC
Users that are interested in VLSI_design-of-RISC are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- ☆20Updated 2 years ago
- ☆16Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- ☆17Updated 2 years ago
- ☆12Updated 2 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- SystemVerilog examples and projects☆17Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆43Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- AXI Interconnect☆49Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Maven Silicon Project☆17Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆19Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago