IEEE-NITK / VLSI_design-of-RISC
IEEE Executive project for the year 2021-2022
☆9Updated 2 years ago
Alternatives and similar repositories for VLSI_design-of-RISC:
Users that are interested in VLSI_design-of-RISC are comparing it to the libraries listed below
- System Verilog using Functional Verification☆10Updated 11 months ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆19Updated 2 years ago
- ☆16Updated last year
- ☆17Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆12Updated last month
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 7 months ago
- AXI Interconnect☆47Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- ☆25Updated 3 years ago
- RTL Design and Verification☆11Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆41Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆17Updated 9 years ago