IEEE-NITK / VLSI_design-of-RISC
IEEE Executive project for the year 2021-2022
☆8Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLSI_design-of-RISC
- ☆16Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆12Updated last year
- ☆16Updated 2 years ago
- ☆15Updated last year
- ☆17Updated 9 years ago
- ☆16Updated 7 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆26Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- ☆36Updated 3 years ago
- ☆13Updated 8 months ago
- Maven Silicon Project☆18Updated 6 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- Complete tutorial code.☆12Updated 6 months ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago