coleblackman / TIDENetLinks
TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.
☆17Updated 2 years ago
Alternatives and similar repositories for TIDENet
Users that are interested in TIDENet are comparing it to the libraries listed below
Sorting:
- ☆27Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- FPU Generator☆20Updated 4 years ago
- ☆30Updated 3 weeks ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- MathLib DAC 2023 version☆12Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last month
- SRAM☆22Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- ☆29Updated 5 years ago
- ☆18Updated 2 weeks ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago