coleblackman / TIDENet
TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.
☆17Updated 2 years ago
Alternatives and similar repositories for TIDENet:
Users that are interested in TIDENet are comparing it to the libraries listed below
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- SRAM☆21Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- MathLib DAC 2023 version☆12Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆16Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year
- sram/rram/mram.. compiler☆32Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆32Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- ☆25Updated this week
- ☆9Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago