coleblackman / TIDENetLinks
TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.
☆17Updated 3 years ago
Alternatives and similar repositories for TIDENet
Users that are interested in TIDENet are comparing it to the libraries listed below
Sorting:
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆29Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Updated 4 years ago
- MathLib DAC 2023 version☆13Updated 2 years ago
- SRAM☆22Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 2 weeks ago
- CNN accelerator☆29Updated 8 years ago
- FPU Generator☆20Updated 4 years ago
- ☆33Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆28Updated 3 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- matrix-coprocessor for RISC-V☆29Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 3 weeks ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year