coleblackman / TIDENet
TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for TIDENet
- SRAM☆20Updated 4 years ago
- ☆22Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- MathLib DAC 2023 version☆12Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated this week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- APB UVC ported to Verilator☆11Updated last year
- Algorithmic C Machine Learning Library☆22Updated 4 months ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- ☆37Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- sram/rram/mram.. compiler☆30Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology☆17Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆10Updated 4 years ago
- ☆39Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆45Updated 3 years ago