coleblackman / TIDENet
TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.
☆17Updated 2 years ago
Alternatives and similar repositories for TIDENet:
Users that are interested in TIDENet are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- SRAM☆21Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆8Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆25Updated this week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- SoC design & prototyping☆12Updated 3 years ago
- sram/rram/mram.. compiler☆32Updated last year
- Open Source PHY v2☆27Updated 11 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- FPU Generator☆20Updated 3 years ago
- APB Logic☆17Updated 3 months ago
- ☆26Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- CNN accelerator☆28Updated 7 years ago
- APB UVC ported to Verilator☆11Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago