lnis-uofu / JPEG_LS
☆20Updated 2 years ago
Alternatives and similar repositories for JPEG_LS:
Users that are interested in JPEG_LS are comparing it to the libraries listed below
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆240Updated 6 months ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆92Updated 6 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆49Updated 3 weeks ago
- image processing based FPGA☆103Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆115Updated last year
- JPEG Encoder Verilog☆74Updated 2 years ago
- H264视频解码verilog实现☆79Updated 7 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆169Updated last year
- AXI协议规范中文翻译版☆141Updated 2 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆80Updated last year
- ☆57Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 2 years ago
- A simple JPEG2000 hardware encoder☆20Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆178Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆34Updated 11 months ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆95Updated last year
- Vivado诸多IP,包括图像处理等☆200Updated 8 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆244Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆86Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆107Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆97Updated 6 months ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago