lnis-uofu / JPEG_LS
☆19Updated 2 years ago
Alternatives and similar repositories for JPEG_LS
Users that are interested in JPEG_LS are comparing it to the libraries listed below
Sorting:
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆94Updated 8 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆123Updated last year
- A simple JPEG2000 hardware encoder☆21Updated 4 years ago
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆49Updated 2 months ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆247Updated 8 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆122Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆84Updated last year
- 视频旋转(2019FPGA大赛)☆33Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆89Updated 7 years ago
- JPEG Encoder Verilog☆75Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆99Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆177Updated last year
- ☆64Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆26Updated 4 years ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 7 months ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆94Updated 2 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆12Updated 11 years ago
- image processing based FPGA☆104Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- H264视频解码verilog实现☆82Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制 器☆55Updated 10 months ago