Hyunho-Won / cdma_acceleratorLinks
☆9Updated 2 years ago
Alternatives and similar repositories for cdma_accelerator
Users that are interested in cdma_accelerator are comparing it to the libraries listed below
Sorting:
- ☆10Updated 3 years ago
- ☆65Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆124Updated 2 months ago
- ☆42Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 5 months ago
- ☆114Updated 5 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆15Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆218Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆15Updated last year
- AI Chip project☆31Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆87Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆46Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆132Updated 4 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆75Updated 6 months ago
- IC implementation of TPU☆128Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆56Updated 4 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated 11 months ago