Verilog CAN controller that is compatible to the SJA 1000.
☆20Apr 17, 2021Updated 5 years ago
Alternatives and similar repositories for verilog-can
Users that are interested in verilog-can are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- Probably the easist way to manage and visualize your Openhaystack devices☆10Aug 19, 2025Updated last year
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom ECU (firmware and hardware) for Bespoke Electric Vehicles☆13Aug 13, 2026Updated 2 months ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆19Aug 7, 2018Updated 8 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Motorcycle ECU STM32 ARM Cortex 4 source code and hardware PCB design☆14Feb 10, 2022Updated 4 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU☆14Jan 17, 2022Updated 4 years ago
- can test program with Toradex colibri imx6 and apalis imx6 based on embedded linux☆12May 23, 2017Updated 9 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- An CAN bus Controller implemented in Verilog☆57May 28, 2015Updated 11 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆15Nov 12, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Commonly used code for projects using ARM Cortex-M with ChibiOS☆17Jun 22, 2016Updated 10 years ago
- ☆11Mar 1, 2021Updated 5 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- Inter-process communication (IPC) and Remote Procedure Call (RPC) | 跨进 程通信与跨设备的远程过程调用☆11Oct 4, 2026Updated 3 weeks ago
- A Tutorial for tools developed on the DARPA CASE program☆17Oct 18, 2023Updated 3 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- White Rabbit HSR gateware development. Forked from OHWR☆10Jun 23, 2016Updated 10 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- A near gate-level Verilog simulation of the 6502 microprocessor.☆23Dec 25, 2024Updated last year
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆15Updated this week
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago