dpiegdon / verilog-canLinks
Verilog CAN controller that is compatible to the SJA 1000.
☆15Updated 4 years ago
Alternatives and similar repositories for verilog-can
Users that are interested in verilog-can are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆16Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Testbenches for HDL projects☆22Updated 2 weeks ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- QSPI for SoC☆23Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- USB 2.0 Device IP Core☆73Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- USB 1.1 PHY☆11Updated 11 years ago
- ☆19Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- FIR,FFT based on Verilog☆13Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 10 months ago
- hdmi-ts Project☆12Updated 8 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆22Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- Verilog Repository for GIT☆35Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆73Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year