Verilog CAN controller that is compatible to the SJA 1000.
☆16Apr 17, 2021Updated 4 years ago
Alternatives and similar repositories for verilog-can
Users that are interested in verilog-can are comparing it to the libraries listed below
Sorting:
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Commonly used code for projects using ARM Cortex-M with ChibiOS☆16Jun 22, 2016Updated 9 years ago
- Just a working copy of http://repo.or.cz/r/libjaylink.git☆18Sep 25, 2019Updated 6 years ago
- 收集各种有意思的ARM Cortex-M例程（如CoreMark、Dhrystone、memtester、microseconds、autobaud、mbw）☆27Jun 4, 2025Updated 9 months ago
- ☆28Nov 29, 2018Updated 7 years ago
- Python wrapper for JLink dlls, for nRF51 programming☆24Sep 25, 2015Updated 10 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- ☆11May 9, 2022Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Opensource embedded controller firmware for sipeed boards.☆44Feb 23, 2019Updated 7 years ago
- Automatically exported from code.google.com/p/jbaci☆12Nov 17, 2024Updated last year
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated last month
- A repository to make changes to the Wiki on GitHub https://github.com/MarkDing/IoT-Developer-Boot-Camp☆10Feb 16, 2023Updated 3 years ago
- ☆18Jan 19, 2026Updated last month
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！☆10Oct 22, 2021Updated 4 years ago
- 在ORB-SLAM2_map之上修改增加了双目生成了双目栅格地图☆10Apr 19, 2022Updated 3 years ago
- AmebaD public SDK to support Matter project☆10Aug 26, 2025Updated 6 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- 多周期流水25条基础MIPS指令CPU实现。测试环境：vivado。编写语言：verilog。必选书籍：《自己动手写CPU》☆10Apr 16, 2023Updated 2 years ago
- Ground-Aware Point Cloud Semantic Segmentation for Autonomous Driving. ACM Multimedia 2019.☆12Sep 19, 2019Updated 6 years ago
- ☆12Mar 1, 2023Updated 3 years ago
- 利用ROS上的Turtle 模拟一个扫地机器人☆10Oct 16, 2019Updated 6 years ago
- Python framework to solve crypto problems using grainofsalt and cryptominisat☆14May 24, 2022Updated 3 years ago
- 💬 A simple, chat games bot for Telegram to help keep chats active and fun.☆11Aug 1, 2021Updated 4 years ago
- Use M5GO to track healthy code/position/RFID/temperature. 东南大学第一届物联网设计竞赛☆11Aug 10, 2021Updated 4 years ago
- Read out firmware of some STM32 parts☆13Jul 20, 2025Updated 7 months ago
- ☆15Feb 18, 2025Updated last year
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week