rafaelcalcada / rvxLinks
RISC-V microcontroller IP core developed in Verilog
☆178Updated 4 months ago
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- VeeR EL2 Core☆294Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V CPU Core☆369Updated 2 months ago
- RISC-V System on Chip Template☆159Updated this week
- A simple RISC V core for teaching☆193Updated 3 years ago
- ☆242Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆302Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆106Updated 3 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- RISC-V Verification Interface☆100Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Ariane is a 6-stage RISC-V CPU☆142Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago