rafaelcalcada / rvxLinks
RISC-V microcontroller IP core developed in Verilog
☆175Updated 3 months ago
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- RISC-V CPU Core☆359Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- Generic Register Interface (contains various adapters)☆123Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated last week
- RISC-V System on Chip Template☆158Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- ☆293Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- ☆240Updated 2 years ago
- Verilog Configurable Cache☆180Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- A simple RISC V core for teaching☆192Updated 3 years ago
- Ariane is a 6-stage RISC-V CPU☆141Updated 5 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆90Updated 4 months ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago