rafaelcalcada / rvxLinks
32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications
☆189Updated last week
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆294Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Updated last month
- CORE-V Family of RISC-V Cores☆324Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Updated 2 months ago
- VeeR EL2 Core☆317Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- RISC-V CPU Core☆405Updated 7 months ago
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆154Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- RISC-V System on Chip Template☆160Updated 5 months ago
- Verilog Configurable Cache☆192Updated 2 weeks ago
- RISC-V Verification Interface☆141Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated last week
- ☆258Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Basic RISC-V Test SoC☆173Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 7 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆203Updated last week
- A simple RISC V core for teaching☆201Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Updated last year
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- Instruction Set Generator initially contributed by Futurewei☆306Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week