rafaelcalcada / rvxLinks
32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications
☆189Updated this week
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆257Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆292Updated this week
- CORE-V Family of RISC-V Cores☆324Updated 11 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- VeeR EL2 Core☆316Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆154Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Updated last month
- RISC-V CPU Core☆405Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆312Updated this week
- RISC-V System on Chip Template☆160Updated 5 months ago
- ☆258Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆305Updated 2 years ago
- RISC-V Verification Interface☆138Updated last week
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- Verilog Configurable Cache☆192Updated last week
- Basic RISC-V Test SoC☆170Updated 6 years ago
- RISC-V Torture Test☆212Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- ☆306Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆238Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆200Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year