rafaelcalcada / rvxLinks
RISC-V microcontroller IP core developed in Verilog
☆183Updated 5 months ago
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- Generic Register Interface (contains various adapters)☆130Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- VeeR EL2 Core☆297Updated this week
- ☆244Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- RISC-V System on Chip Template☆159Updated last month
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- RISC-V CPU Core☆387Updated 3 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- Verilog Configurable Cache☆183Updated 10 months ago
- RISC-V Verification Interface☆103Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week
- A simple RISC V core for teaching☆196Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- ☆145Updated last year
- Ariane is a 6-stage RISC-V CPU☆145Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month