rafaelcalcada / rvxLinks
RISC-V soft-core microcontroller for FPGA implementation
☆184Updated this week
Alternatives and similar repositories for rvx
Users that are interested in rvx are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- RISC-V CPU Core☆389Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- RISC-V Verification Interface☆107Updated 3 weeks ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Verilog Configurable Cache☆184Updated last week
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- ☆245Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated last week
- A simple RISC V core for teaching☆197Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month