Alternatives and similar repositories for riscv-software-list

Users that are interested in riscv-software-list are comparing it to the libraries listed below

• riscvarchive / riscv-cores-list

  View on GitHub
  RISC-V Cores, SoC platforms and SoCs
  ☆911Mar 26, 2021Updated 4 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,017Feb 4, 2026Updated last week
• riscvarchive / educational-materials

  View on GitHub
  Educational materials for RISC-V
  ☆227Mar 26, 2021Updated 4 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• riscvarchive / risc-v-getting-started-guide

  View on GitHub
  The official RISC-V getting started guide
  ☆202Feb 12, 2024Updated 2 years ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,360Jan 23, 2026Updated 3 weeks ago
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,252Oct 1, 2025Updated 4 months ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,117Jan 22, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Updated this week
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,133Feb 6, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,488Updated this week
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,677Jan 9, 2026Updated last month
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Nov 24, 2025Updated 2 months ago
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆46Jan 27, 2025Updated last year
• Nuclei-Software / nuclei-ai-library

  View on GitHub
  Nuclei AI Library Optimized For RISC-V Vector
  ☆14Oct 15, 2025Updated 3 months ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆452Feb 6, 2026Updated last week
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Updated this week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Jan 8, 2026Updated last month
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• larkmjc / rv8

  View on GitHub
  RISC-V simulator for x86-64
  ☆720Feb 5, 2022Updated 4 years ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Feb 5, 2026Updated last week
• riscv / meta-riscv

  View on GitHub
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆423Updated this week
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• chipsalliance / firrtl

  View on GitHub
  Flexible Intermediate Representation for RTL
  ☆748Aug 20, 2024Updated last year
• chipsalliance / VeeRwolf

  View on GitHub
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆335Dec 11, 2024Updated last year
• zero-day-labs / riscv-iommu-demo

  View on GitHub
  RISC-V IOMMU Demo (Linux & Bao)
  ☆24Dec 5, 2023Updated 2 years ago
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Feb 7, 2026Updated last week
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆734Sep 1, 2025Updated 5 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆833Jan 29, 2026Updated 2 weeks ago
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆238Nov 20, 2024Updated last year
• SI-RISCV / e200_opensource

  View on GitHub
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,811Mar 24, 2021Updated 4 years ago
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week