The RISC-V software tools list, as seen on riscv.org
☆485Mar 26, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-software-list
Users that are interested in riscv-software-list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,196Dec 22, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- Educational materials for RISC-V☆228Mar 26, 2021Updated 5 years ago
- Tools for SiFive's Freedom Platform☆218Aug 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆47Nov 24, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- RISC-V Assembly Programmer's Manual☆1,657Oct 19, 2026Updated last week
- ☆1,258Oct 19, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V Instruction Set Manual☆4,868Updated this week
- Documentation for the RISC-V Supervisor Binary Interface☆484Jul 21, 2026Updated 3 months ago
- ☆90Aug 26, 2025Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,557Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Freedom U Software Development Kit (FUSDK)☆309Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The official RISC-V getting started guide☆202Feb 12, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- SiFive's LLVM working tree☆87Jul 18, 2024Updated 2 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- ☆10Sep 1, 2020Updated 6 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆87Jan 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆58Oct 23, 2026Updated last week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- ☆38Aug 6, 2022Updated 4 years ago
- OpenEmbedded/Yocto layer for RISC-V Architecture☆451Updated this week
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week