Alternatives and similar repositories for riscv-software-list

Users that are interested in riscv-software-list are comparing it to the libraries listed below

• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆495Updated 3 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆656Updated 3 weeks ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆493Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆896Updated 4 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆296Updated last month
• riscv-non-isa / riscv-arch-test
  ☆587Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 5 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 2 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆889Updated 2 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆275Updated this week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆589Updated last year
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆510Updated 9 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆855Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆790Updated 2 weeks ago
• embench / embench-iot
  The main Embench repository
  ☆288Updated 11 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,044Updated last year
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆192Updated 3 weeks ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆362Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆370Updated 2 months ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆872Updated 5 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆293Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆423Updated last week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆410Updated 6 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆375Updated last year
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆317Updated 8 months ago