Alternatives and similar repositories for riscv-software-list:

Users that are interested in riscv-software-list are comparing it to the libraries listed below

• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆609Updated 3 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆475Updated this week
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆464Updated this week
• riscvarchive / riscv-gcc
  ☆368Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆810Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆540Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆564Updated 6 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆861Updated 3 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,154Updated 2 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆259Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆852Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆644Updated 3 months ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆338Updated 8 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆701Updated 6 months ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆307Updated 2 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆724Updated 2 weeks ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,013Updated 5 months ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆201Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆738Updated 6 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,478Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆516Updated 4 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆375Updated 11 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆405Updated last week
• riscv-software-src / riscv-tests
  ☆943Updated this week
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 3 years ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,003Updated 11 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,019Updated 2 weeks ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,132Updated last week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated 11 months ago