Alternatives and similar repositories for riscv-software-list

Users that are interested in riscv-software-list are comparing it to the libraries listed below

• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆503Updated 3 weeks ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆506Updated 3 months ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆681Updated 3 months ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆297Updated last month
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆826Updated last week
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆636Updated this week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated last week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆385Updated last year
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆289Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆201Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,173Updated 3 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆335Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 4 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆890Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆731Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆919Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆404Updated 6 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,065Updated last year
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• embench / embench-iot
  The main Embench repository
  ☆300Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated 2 weeks ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆432Updated last week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago