🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,188Jul 27, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,286Jun 27, 2024Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 7 months ago
- Build your hardware, easily!☆4,020Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆99Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,614Nov 18, 2025Updated 8 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆211Nov 23, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,284Sep 18, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆691Jul 16, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal utility for programming FPGA☆1,692Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,428Jun 18, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,852Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,629Updated this week
- VHDL compiler and simulator☆866Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,269May 29, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,876Mar 25, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 3-stage RV32IMACZb* processor with debug☆1,078Updated this week
- Linux on LiteX-VexRiscv☆731Jun 22, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,756Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆957Jul 16, 2026Updated last week
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,056Jul 16, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Jul 15, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,456Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,714Updated this week
- Rocket Chip Generator☆3,826Jun 2, 2026Updated last month
- Scala based HDL☆2,021Updated this week
- VeeR EL2 Core☆342Updated this week