🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,143Jun 14, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 6 months ago
- Build your hardware, easily!☆3,953Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆96May 25, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,570May 12, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,550Nov 18, 2025Updated 7 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆211Nov 23, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,418Jun 5, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,834Updated this week
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,531Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,060Apr 23, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- VHDL compiler and simulator☆839Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux on LiteX-VexRiscv☆720May 28, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,832Mar 25, 2026Updated 2 months ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,737Sep 18, 2021Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆830May 14, 2026Updated last month
- A simple RISC-V processor for use in FPGA designs.☆286Aug 19, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆2,032May 25, 2026Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆465Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆723Updated this week
- ☆319Jan 23, 2026Updated 4 months ago
- VeeR EL2 Core☆338Jun 5, 2026Updated last week