stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,787Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,537Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆640Updated 2 weeks ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week
- VeeR EH1 core☆883Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Universal utility for programming FPGA☆1,357Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,344Updated 3 weeks ago
- Modular hardware build system☆1,032Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆659Updated this week
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- Scala based HDL☆1,799Updated this week
- Hardware Description Languages☆1,038Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- Build your hardware, easily!☆3,373Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,278Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆789Updated this week
- An Open-source FPGA IP Generator☆922Updated this week
- ☆1,022Updated last week
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago