stnolting / neorv32
A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,597Updated last week
Related projects ⓘ
Alternatives and complementary repositories for neorv32
- SERV - The SErial RISC-V CPU☆1,442Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated this week
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,304Updated last month
- Universal utility for programming FPGA☆1,218Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,205Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆856Updated this week
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,314Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,150Updated 4 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,004Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,381Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆602Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆966Updated 4 months ago
- Scala based HDL☆1,669Updated this week
- Build your hardware, easily!☆3,004Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,291Updated this week
- VeeR EH1 core☆822Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,124Updated last week
- RISC-V CPU Core (RV32IM)☆1,272Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆626Updated this week
- Hardware Description Languages☆969Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆839Updated 3 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 3 weeks ago
- An Open-source FPGA IP Generator☆838Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,002Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,576Updated this week
- The OpenPiton Platform☆643Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆774Updated this week