stnolting / neorv32View external linksLinks
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,977Feb 9, 2026Updated last week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Build your hardware, easily!☆3,722Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- Universal utility for programming FPGA☆1,546Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 7 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆209Nov 23, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- 3-stage RV32IMACZb* processor with debug☆1,001Dec 14, 2025Updated 2 months ago
- VHDL 2008/93/87 simulator☆2,752Updated this week
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- VHDL compiler and simulator☆774Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- ☆306Jan 23, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- Scala based HDL☆1,922Updated this week
- VRoom! RISC-V CPU☆516Sep 2, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆710Feb 4, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Send video/audio over HDMI on an FPGA☆1,251Feb 3, 2024Updated 2 years ago
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week