stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,882Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- Build your hardware, easily!☆3,560Updated last week
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- Universal utility for programming FPGA☆1,450Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- Linux on LiteX-VexRiscv☆665Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- An Open-source FPGA IP Generator☆1,011Updated this week
- Modular hardware build system☆1,093Updated this week
- VeeR EH1 core☆901Updated 2 years ago
- Scala based HDL☆1,859Updated last week
- A modern hardware definition language and toolchain based on Python☆1,822Updated last week
- Open Logic FPGA Standard Library☆802Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,099Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆679Updated last week
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,111Updated this week
- A Python toolbox for building complex digital hardware☆1,308Updated 3 weeks ago