Alternatives and similar repositories for neorv32:

Users that are interested in neorv32 are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,467Updated 3 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,545Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,356Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆602Updated 6 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,249Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,115Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,216Updated 6 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆915Updated 3 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,232Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆920Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,338Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 5 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,173Updated last week
• drom / awesome-hdl
  Hardware Description Languages
  ☆982Updated 4 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆636Updated 2 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,610Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆855Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,337Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,706Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,784Updated 3 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,026Updated 3 weeks ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆898Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆862Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,721Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆887Updated 2 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆394Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆615Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆856Updated 2 months ago