stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,943Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,723Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,961Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,301Updated this week
- Linux on LiteX-VexRiscv☆676Updated last week
- Build your hardware, easily!☆3,660Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,719Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,380Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,589Updated last week
- A small, light weight, RISC CPU soft core☆1,494Updated 3 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆739Updated 11 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,869Updated last year
- Universal utility for programming FPGA☆1,510Updated this week
- Scala based HDL☆1,901Updated this week
- 32-bit Superscalar RISC-V CPU☆1,166Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆678Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,461Updated 5 months ago
- Open Logic FPGA Standard Library☆839Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,156Updated 7 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆693Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,140Updated last week
- VeeR EH1 core☆917Updated 2 years ago
- 3-stage RV32IMACZb* processor with debug☆973Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,122Updated 3 months ago
- Open source ecosystem for open FPGA boards☆940Updated this week
- An Open-source FPGA IP Generator☆1,034Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,275Updated this week
- A modern hardware definition language and toolchain based on Python☆1,875Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,201Updated this week
- Modular hardware build system☆1,116Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,739Updated last week