π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
β2,055May 8, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,133Feb 11, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPUβ1,793Feb 19, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,127Jun 27, 2024Updated last year
- β»οΈ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.β101Dec 3, 2025Updated 5 months ago
- π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.β93Updated this week
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build your hardware, easily!β3,863Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,864Apr 14, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,913Apr 30, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,501Nov 18, 2025Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,546Apr 27, 2026Updated last week
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.β210Nov 23, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ687Jul 16, 2025Updated 9 months ago
- 32-bit Superscalar RISC-V CPUβ1,241Sep 18, 2021Updated 4 years ago
- Universal utility for programming FPGAβ1,621Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ980Nov 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,413Feb 13, 2026Updated 2 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,412Apr 28, 2026Updated last week
- VHDL 2008/93/87 simulatorβ2,805Apr 22, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the worldβ800Apr 24, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suiteβ4,423Apr 30, 2026Updated last week
- 3-stage RV32IMACZb* processor with debugβ1,046Apr 23, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,223Apr 17, 2026Updated 3 weeks ago
- VHDL compiler and simulatorβ810Updated this week
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A small, light weight, RISC CPU soft coreβ1,532Dec 8, 2025Updated 5 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scβ¦β1,778Mar 25, 2026Updated last month
- Linux on LiteX-VexRiscvβ708Apr 29, 2026Updated last week
- VeeR EH1 coreβ938May 29, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)β1,714Sep 18, 2021Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilogβ826Apr 22, 2026Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.β286Aug 19, 2024Updated last year
- A modern hardware definition language and toolchain based on Pythonβ2,005Apr 28, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC developmentβ457Updated this week
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,171Feb 21, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verificationβ2,354Apr 27, 2026Updated last week
- nextpnr portable FPGA place and route toolβ1,663Updated this week
- RISC-V Cores, SoC platforms and SoCsβ922Mar 26, 2021Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β717Apr 30, 2026Updated last week
- β314Jan 23, 2026Updated 3 months ago
- Scala based HDLβ1,979Apr 30, 2026Updated last week