stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,823Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,617Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,834Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated this week
- nextpnr portable FPGA place and route tool☆1,483Updated this week
- Universal utility for programming FPGA☆1,375Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆654Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- Build your hardware, easily!☆3,429Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,603Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆709Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,438Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,050Updated this week
- 3-stage RV32IMACZb* processor with debug☆909Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,568Updated this week
- VeeR EH1 core☆885Updated 2 years ago
- Modular hardware build system☆1,058Updated this week
- Scala based HDL☆1,833Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,084Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆1,737Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,378Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆667Updated last week
- Open source ecosystem for open FPGA boards☆873Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆816Updated last month
- An Open-source FPGA IP Generator☆964Updated this week
- A Python toolbox for building complex digital hardware☆1,295Updated last month
- Verilog library for ASIC and FPGA designers☆1,320Updated last year