π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
β2,071May 16, 2026Updated last week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,146Feb 11, 2026Updated 3 months ago
- SERV - The SErial RISC-V CPUβ1,801Feb 19, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,165Jun 27, 2024Updated last year
- β»οΈ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.β101Dec 3, 2025Updated 5 months ago
- π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.β94Updated this week
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build your hardware, easily!β3,898Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,883May 7, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,947Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,556May 12, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,530Nov 18, 2025Updated 6 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.β210Nov 23, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ687Jul 16, 2025Updated 10 months ago
- 32-bit Superscalar RISC-V CPUβ1,248Sep 18, 2021Updated 4 years ago
- Universal utility for programming FPGAβ1,635May 19, 2026Updated last week
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilogβ981Nov 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,417May 10, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,414May 20, 2026Updated last week
- VHDL 2008/93/87 simulatorβ2,821May 19, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the worldβ803Apr 24, 2026Updated last month
- Yosys Open SYnthesis Suiteβ4,464Updated this week
- 3-stage RV32IMACZb* processor with debugβ1,052Apr 23, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platformβ1,235Apr 17, 2026Updated last month
- VHDL compiler and simulatorβ823Updated this week
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A small, light weight, RISC CPU soft coreβ1,544Dec 8, 2025Updated 5 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scβ¦β1,793Mar 25, 2026Updated 2 months ago
- Linux on LiteX-VexRiscvβ712Updated this week
- VeeR EH1 coreβ945May 29, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)β1,724Sep 18, 2021Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilogβ825May 14, 2026Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.β286Aug 19, 2024Updated last year
- A modern hardware definition language and toolchain based on Pythonβ2,016Updated this week
- A huge VHDL library for FPGA and digital ASIC developmentβ462Updated this week
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,175Feb 21, 2026Updated 3 months ago
- cocotb: Python-based chip (RTL) verificationβ2,379May 22, 2026Updated last week
- nextpnr portable FPGA place and route toolβ1,671May 21, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCsβ929Mar 26, 2021Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β719Updated this week
- β315Jan 23, 2026Updated 4 months ago
- VeeR EL2 Coreβ338May 22, 2026Updated last week