🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,254Sep 6, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,242Updated this week
- SERV - The SErial RISC-V CPU☆1,880Aug 25, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,379Jul 31, 2026Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 9 months ago
- Build your hardware, easily!☆4,072Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆99Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,035Aug 31, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,668Nov 18, 2025Updated 9 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆212Nov 23, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Universal utility for programming FPGA☆1,721Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,877Updated this week
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,737Updated this week
- VHDL compiler and simulator☆878Aug 29, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,930Mar 25, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 3-stage RV32IMACZb* processor with debug☆1,105Aug 29, 2026Updated last week
- Linux on LiteX-VexRiscv☆735Aug 27, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,782Sep 18, 2021Updated 4 years ago
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,078Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,494Updated this week
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,746Updated this week
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- Scala based HDL☆2,033Updated this week
- VeeR EL2 Core☆343Updated this week