🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,303Nov 3, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Build your hardware, easily!☆4,189Updated this week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆102Oct 29, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 11 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,159Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,754Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,634Oct 12, 2026Updated 3 weeks ago
- 3-stage RV32IMACZb* processor with debug☆1,131Aug 29, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- VHDL compiler and simulator☆905Updated this week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- Universal utility for programming FPGA☆1,785Updated this week
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆212Nov 23, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- VHDL 2008/93/87 simulator☆2,917Updated this week
- Yosys Open SYnthesis Suite☆4,867Updated this week
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Linux on LiteX-VexRiscv☆749Updated this week
- RISC-V CPU Core (RV32IM)☆1,815Sep 18, 2021Updated 5 years ago
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,997Mar 25, 2026Updated 7 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 29, 2026Updated last week
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,804Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆756Updated this week
- ☆328Jan 23, 2026Updated 9 months ago
- Open Logic FPGA Standard Library☆1,033Updated this week