🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,236Aug 16, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 8 months ago
- Build your hardware, easily!☆4,049Aug 6, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆99Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,014Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,644Nov 18, 2025Updated 9 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆212Nov 23, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆694Jul 16, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Universal utility for programming FPGA☆1,709Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Aug 11, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Jun 18, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,865Updated this week
- A Linux-capable RISC-V multicore for and by the world☆826Jul 13, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,681Updated this week
- VHDL compiler and simulator☆872Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,900Mar 25, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 3-stage RV32IMACZb* processor with debug☆1,092Updated this week
- Linux on LiteX-VexRiscv☆732Jun 22, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,574Dec 8, 2025Updated 8 months ago
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- A modern hardware definition language and toolchain based on Python☆2,070Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb: Python-based chip (RTL) verification☆2,473Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,727Updated this week
- Rocket Chip Generator☆3,846Jun 2, 2026Updated 2 months ago
- Scala based HDL☆2,027Updated this week
- VeeR EL2 Core☆344Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆743Updated this week