stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,902Updated last week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,669Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,908Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,223Updated this week
- nextpnr portable FPGA place and route tool☆1,547Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,763Updated last year
- Universal utility for programming FPGA☆1,466Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,358Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,475Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,669Updated last month
- Build your hardware, easily!☆3,600Updated last week
- Linux on LiteX-VexRiscv☆667Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,427Updated 3 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆732Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,681Updated this week
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- Scala based HDL☆1,871Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 3 months ago
- Open Logic FPGA Standard Library☆807Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆833Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,136Updated 5 months ago
- VeeR EH1 core☆906Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,311Updated last month
- cocotb: Python-based chip (RTL) verification☆2,141Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,123Updated 3 weeks ago
- 3-stage RV32IMACZb* processor with debug☆951Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,103Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆681Updated 2 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆855Updated this week
- Modular hardware build system☆1,102Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆939Updated 11 months ago