🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆2,295Oct 12, 2026Updated this week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 10 months ago
- Build your hardware, easily!☆4,161Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆100Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,113Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,734Nov 18, 2025Updated 10 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆212Nov 23, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Universal utility for programming FPGA☆1,761Oct 6, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,908Updated this week
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- Yosys Open SYnthesis Suite☆4,816Updated this week
- VHDL compiler and simulator☆897Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,974Mar 25, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 3-stage RV32IMACZb* processor with debug☆1,126Aug 29, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,593Sep 16, 2026Updated last month
- Linux on LiteX-VexRiscv☆746Oct 8, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,804Sep 18, 2021Updated 5 years ago
- A simple RISC-V processor for use in FPGA designs.☆287Aug 19, 2024Updated 2 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆480Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆850Updated this week
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Oct 3, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,544Updated this week
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,775Updated this week
- Rocket Chip Generator☆3,886Sep 13, 2026Updated last month
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- VeeR EL2 Core☆346Updated this week