stnolting / neorv32Links
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
☆1,831Updated last week
Alternatives and similar repositories for neorv32
Users that are interested in neorv32 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,137Updated this week
- Universal utility for programming FPGA☆1,390Updated 2 weeks ago
- Build your hardware, easily!☆3,456Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- A small, light weight, RISC CPU soft core☆1,449Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆655Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,629Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆717Updated 7 months ago
- Modular hardware build system☆1,063Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,391Updated last month
- Scala based HDL☆1,840Updated this week
- VeeR EH1 core☆889Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆1,762Updated 2 weeks ago
- An Open-source FPGA IP Generator☆981Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,058Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,089Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆671Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,301Updated 2 months ago
- Open Logic FPGA Standard Library☆736Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆816Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆818Updated 2 months ago
- Hardware Description Languages☆1,055Updated last month