Proof-of-concept for I See Dead Micro-Ops transient execution attack
☆15Nov 3, 2021Updated 4 years ago
Alternatives and similar repositories for iseedeaduops-poc
Users that are interested in iseedeaduops-poc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆23Nov 23, 2023Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆12May 13, 2023Updated 3 years ago
- ☆14Apr 1, 2025Updated last year
- CIDR union / subtraction☆14Sep 9, 2026Updated 2 weeks ago
- ☆18Aug 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆48May 19, 2023Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆25Jun 11, 2021Updated 5 years ago
- ☆31Feb 20, 2024Updated 2 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆32Aug 17, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Jun 26, 2025Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆20Jul 14, 2020Updated 6 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 6 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆21Apr 3, 2026Updated 5 months ago
- This repo tracks a compatible state of all sev step components and contains script to easily install everything required to setup a sev v…☆45Feb 15, 2024Updated 2 years ago
- ☆23Nov 12, 2020Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆68Jun 4, 2025Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Core-to-core latency benchmark that works on Apple MacOS without hard affinity☆21May 9, 2026Updated 4 months ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆30Oct 16, 2018Updated 7 years ago
- CoreMark 1.01 ported to WebAssembly☆47Sep 1, 2026Updated 3 weeks ago
- An easy to use tool to stream hardware performance counters data as CSV☆31May 7, 2024Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Aug 30, 2023Updated 3 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- MACTA: A Multi-agent Reinforcement Learning Approach for Cache Timing Attacks and Detection☆47Apr 25, 2023Updated 3 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆38Jul 18, 2023Updated 3 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆26Mar 7, 2020Updated 6 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 7 years ago