renxida / iseedeaduops-pocLinks
Proof-of-concept for I See Dead Micro-Ops transient execution attack
☆14Updated 3 years ago
Alternatives and similar repositories for iseedeaduops-poc
Users that are interested in iseedeaduops-poc are comparing it to the libraries listed below
Sorting:
- ☆22Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- ☆18Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆25Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆31Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Reload+Refresh PoC☆14Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆19Updated 3 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 8 months ago
- ☆16Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated 2 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆41Updated 3 years ago
- ☆85Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated last year
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year