renxida / iseedeaduops-pocView external linksLinks
Proof-of-concept for I See Dead Micro-Ops transient execution attack
☆14Nov 3, 2021Updated 4 years ago
Alternatives and similar repositories for iseedeaduops-poc
Users that are interested in iseedeaduops-poc are comparing it to the libraries listed below
Sorting:
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- CIDR union / subtraction☆14Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Nov 23, 2023Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- ☆12Apr 1, 2025Updated 10 months ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆17Nov 25, 2025Updated 2 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 4 years ago
- ☆17Jun 26, 2025Updated 7 months ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- ☆17Aug 25, 2022Updated 3 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆46May 19, 2023Updated 2 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆25Jun 11, 2021Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 4 years ago
- ☆89Aug 26, 2025Updated 5 months ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- ☆30Feb 20, 2024Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆19Jul 14, 2020Updated 5 years ago
- ☆23Mar 4, 2025Updated 11 months ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆31Oct 16, 2018Updated 7 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Jun 4, 2025Updated 8 months ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Tool for testing and finding minimal eviction sets☆107May 6, 2021Updated 4 years ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆65Aug 12, 2024Updated last year