renxida / iseedeaduops-poc
Proof-of-concept for I See Dead Micro-Ops transient execution attack
☆14Updated 2 years ago
Related projects: ⓘ
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆24Updated 4 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆26Updated last year
- ☆18Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- ☆16Updated 2 years ago
- ☆20Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated this week
- HW interface for memory caches☆26Updated 4 years ago
- Reload+Refresh PoC☆13Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆21Updated 8 months ago
- ☆17Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆18Updated last month
- A port of the RIPE suite to RISC-V.☆28Updated 5 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆14Updated 9 months ago
- CleanupSpec (MICRO-2019)☆16Updated 3 years ago
- ☆71Updated 3 months ago
- ☆12Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆16Updated 8 months ago
- ☆34Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆11Updated 10 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆51Updated last month
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆40Updated 5 years ago
- ☆18Updated 6 years ago