riscv-admin / uarch-side-channelsLinks
☆16Updated 10 months ago
Alternatives and similar repositories for uarch-side-channels
Users that are interested in uarch-side-channels are comparing it to the libraries listed below
Sorting:
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- ☆70Updated 5 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆22Updated this week
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 6 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 8 months ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆63Updated this week
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆136Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- ☆45Updated 6 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- ☆18Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆25Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago