Alternatives and similar repositories for uarch-side-channels:

Users that are interested in uarch-side-channels are comparing it to the libraries listed below

• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated last month
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 weeks ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆55Updated 5 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated this week
• riscv-admin / trusted-computing
  ☆22Updated last year
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆15Updated 2 months ago
• IAIK / Donky
  ☆13Updated 3 years ago
• compsec-snu / specdoctor
  ☆21Updated last year
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last week
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆61Updated 5 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆10Updated last week
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆17Updated 3 months ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆55Updated 2 years ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆10Updated 3 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆21Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆79Updated this week
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆18Updated 4 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆30Updated last week
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆25Updated 4 years ago
• googleinterns / hw-fuzzing
  ☆81Updated last year
• vusec / tlbdr
  ☆18Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago