riscv-admin / uarch-side-channelsLinks
☆16Updated 8 months ago
Alternatives and similar repositories for uarch-side-channels
Users that are interested in uarch-side-channels are comparing it to the libraries listed below
Sorting:
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 6 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆21Updated last week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 8 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated last month
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆64Updated 3 months ago
- RISC-V Security HC admin repo☆18Updated 7 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 6 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- ☆18Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated 2 weeks ago
- CHERI ISA Specification☆24Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- HW Design Collateral for Caliptra RoT IP☆109Updated last week
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆22Updated last week
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago