☆16Nov 28, 2024Updated last year
Alternatives and similar repositories for uarch-side-channels
Users that are interested in uarch-side-channels are comparing it to the libraries listed below
Sorting:
- ☆23Jun 23, 2023Updated 2 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated last year
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆28Dec 18, 2025Updated 2 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 3 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- ☆25Jun 2, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆87Jan 24, 2024Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- ☆22Nov 12, 2020Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆77Nov 12, 2019Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆82Nov 10, 2025Updated 3 months ago
- A semi-demi-working proof of concept for a mix of spectre and meltdown vulnerabilities☆127Jan 11, 2018Updated 8 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆42Sep 7, 2018Updated 7 years ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆39Jul 29, 2022Updated 3 years ago
- This is the main repo for Penglai.☆74Oct 12, 2023Updated 2 years ago
- Proof of concept for an anti-phishing browser plugin, working by comparing pages screenshots with perceptual hashing algorithms.☆10Apr 3, 2022Updated 3 years ago
- Automated management of ad campaigns in Google Display&Video 360.☆14Feb 9, 2026Updated 3 weeks ago
- ☆39Sep 15, 2021Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated last month
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆94Oct 6, 2025Updated 5 months ago
- ☆42Sep 4, 2025Updated 6 months ago
- VMSDK implements the Evidence API☆11Nov 25, 2024Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- This AppEngine sample application is designed to process your Waze CCP JSON Feed into; BigQuery GIS tables for analysis, Google Cloud Sto…☆11Dec 12, 2023Updated 2 years ago
- A secrets manager in times of crypto coins.☆11Dec 22, 2025Updated 2 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆113Sep 24, 2025Updated 5 months ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- ☆10May 12, 2022Updated 3 years ago
- Linux integrity monitoring for CentOS/RHEL☆12May 13, 2020Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago