draperlaboratory / hope-RIPE
A port of the RIPE suite to RISC-V.
☆29Updated 6 years ago
Alternatives and similar repositories for hope-RIPE:
Users that are interested in hope-RIPE are comparing it to the libraries listed below
- ☆21Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- ☆80Updated 8 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆58Updated 6 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- ☆18Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆102Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- ☆34Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆15Updated 2 months ago
- ☆81Updated 2 years ago
- The MIT Sanctum processor top-level project☆28Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆14Updated last month
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- rv8 benchmark suite☆18Updated 4 years ago
- ☆15Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- Group administration repository for Tech: IOPMP Task Group☆13Updated 2 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆46Updated last week
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago