A port of the RIPE suite to RISC-V.
☆30Oct 10, 2018Updated 7 years ago
Alternatives and similar repositories for hope-RIPE
Users that are interested in hope-RIPE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Buffer overflow testbed, research paper published at ACSAC 2011☆95Aug 9, 2017Updated 8 years ago
- ☆23Nov 12, 2020Updated 5 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆23Jan 28, 2022Updated 4 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 9 months ago
- The MIT Sanctum processor top-level project☆32Apr 7, 2020Updated 6 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- SMVs: Enforcing Least Privilege Memory Views for Multithreaded Applications☆13Jul 7, 2022Updated 4 years ago
- ☆11Nov 13, 2020Updated 5 years ago
- PARTS / LLVM compiler☆31Aug 14, 2019Updated 6 years ago
- LibVMI in MiniOS☆12May 22, 2021Updated 5 years ago
- ☆91Aug 26, 2025Updated 10 months ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The nbench benchmark ported to SGX.☆14Aug 4, 2019Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- PathArmor context-sensitive CFI implementation☆46Oct 26, 2015Updated 10 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 6 years ago
- SGX protected filesystem demo☆12Jul 28, 2017Updated 8 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- Library to hide DBI artifacts when using Intel Pin. Code from the ASIA CCS 2019 paper "SoK: Using Dynamic Binary Instrumentation for Secu…☆24Nov 12, 2019Updated 6 years ago
- This is the repository for paper "An Empirical Study on ARM Disassembly Tools" accepted to ISSTA 2020☆65Aug 22, 2023Updated 2 years ago
- LRSan: Detecting Lacking-Recheck Bugs in OS Kernels☆30Feb 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multi-variant execution (MVX) using hardware-assisted process virtualization (with Dune)☆18Aug 12, 2016Updated 9 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 5 years ago
- A framework for parsing binary data.☆18Aug 12, 2022Updated 3 years ago
- Trusted I/O Paths for SGX Enclaves☆18Apr 30, 2020Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Code and Data for AisaCCS 2018 paper: Hardware Performance Counters Can Detect Malware: Myth or Fact?☆23Feb 20, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- ☆25Jun 16, 2021Updated 5 years ago
- Proof of concept code for DeepSteal (SP'22) Machine Learning model extraction (weight stealing) with memory side channel☆14Jun 22, 2023Updated 3 years ago
- A Modified gem5 for Simulating Virtualized Systems☆11Mar 1, 2015Updated 11 years ago
- icml24☆14Feb 24, 2025Updated last year
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- ☆11Apr 7, 2022Updated 4 years ago