draperlaboratory / hope-RIPELinks
A port of the RIPE suite to RISC-V.
☆29Updated 6 years ago
Alternatives and similar repositories for hope-RIPE
Users that are interested in hope-RIPE are comparing it to the libraries listed below
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆25Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 8 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- ☆85Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- ☆35Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 3 months ago
- rv8 benchmark suite☆20Updated 4 years ago
- ☆18Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- ☆83Updated 2 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- HW interface for memory caches☆28Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆12Updated 4 years ago
- The MIT Sanctum processor top-level project☆28Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 5 months ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago