A port of the RIPE suite to RISC-V.
☆30Oct 10, 2018Updated 7 years ago
Alternatives and similar repositories for hope-RIPE
Users that are interested in hope-RIPE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Nov 12, 2020Updated 5 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- ☆14Sep 20, 2017Updated 9 years ago
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 11 months ago
- The MIT Sanctum processor top-level project☆32Apr 7, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 6 years ago
- SMVs: Enforcing Least Privilege Memory Views for Multithreaded Applications☆13Jul 7, 2022Updated 4 years ago
- ☆11Nov 13, 2020Updated 5 years ago
- LibVMI in MiniOS☆12May 22, 2021Updated 5 years ago
- Simple memory benchmarking of Intel SGX☆12Aug 22, 2016Updated 10 years ago
- ☆91Aug 26, 2025Updated last year
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- SGX protected filesystem demo☆12Jul 28, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Sep 7, 2026Updated last week
- Adaptation of gxemul to support the CHERI MIPS unit test suite and certain CHERI features☆15Dec 8, 2015Updated 10 years ago
- caijiqhx notes☆16Oct 26, 2024Updated last year
- Library to hide DBI artifacts when using Intel Pin. Code from the ASIA CCS 2019 paper "SoK: Using Dynamic Binary Instrumentation for Secu…☆24Nov 12, 2019Updated 6 years ago
- Abstraction layer for Xilinx FPGAs☆15Aug 9, 2019Updated 7 years ago
- LRSan: Detecting Lacking-Recheck Bugs in OS Kernels☆32Feb 23, 2019Updated 7 years ago
- Juliet C/C++ Dynamic Test Suite☆39Apr 18, 2023Updated 3 years ago
- Multi-variant execution (MVX) using hardware-assisted process virtualization (with Dune)☆18Aug 12, 2016Updated 10 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Aug 20, 2026Updated 3 weeks ago
- A framework for parsing binary data.☆18Aug 12, 2022Updated 4 years ago
- Trusted I/O Paths for SGX Enclaves☆18Apr 30, 2020Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆29Aug 10, 2020Updated 6 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Code and Data for AisaCCS 2018 paper: Hardware Performance Counters Can Detect Malware: Myth or Fact?☆23Feb 20, 2026Updated 6 months ago
- A basic DNN tutorial in PyTorch, for persons without a background in Linux, Python, or remote servers☆10Apr 2, 2020Updated 6 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- ☆25Jun 16, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆26Aug 24, 2026Updated 3 weeks ago
- Proof of concept code for DeepSteal (SP'22) Machine Learning model extraction (weight stealing) with memory side channel☆14Jun 22, 2023Updated 3 years ago
- icml24☆14Feb 24, 2025Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 2 months ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 11 years ago