draperlaboratory / hope-RIPELinks
A port of the RIPE suite to RISC-V.
☆29Updated 6 years ago
Alternatives and similar repositories for hope-RIPE
Users that are interested in hope-RIPE are comparing it to the libraries listed below
Sorting:
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- ☆91Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆25Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- ☆85Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆35Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆53Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- rv8 benchmark suite☆20Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 7 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆18Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- New Cache implementation using Gem5☆13Updated 11 years ago
- The MiBench testsuite, extended for use in general embedded environments☆101Updated 12 years ago