☆38Aug 6, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tee
Users that are interested in riscv-tee are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆23Updated this week
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆148Mar 5, 2025Updated last year
- ☆28Mar 4, 2025Updated last year
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆69Mar 7, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆32Apr 8, 2026Updated 2 months ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 months ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36May 12, 2021Updated 5 years ago
- Risc-V hypervisor for TEE development☆134Jan 14, 2026Updated 5 months ago
- ☆23Jun 23, 2023Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 10 months ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆43Jun 5, 2023Updated 3 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 6 years ago
- A brand new OS that runs in various kinds of TEEs and supports Linux ABI☆16Aug 21, 2021Updated 4 years ago
- ☆33Jun 14, 2023Updated 3 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 4 months ago
- ☆19Jan 8, 2019Updated 7 years ago
- ☆10Oct 28, 2018Updated 7 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95May 25, 2026Updated 3 weeks ago
- This is the main repo for Penglai.☆73Oct 12, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jul 26, 2021Updated 4 years ago
- The project now is moved to github.com/SJTU-IPADS/ServerlessBench. An open-sourced benchmark suite for serverless computing☆22May 20, 2022Updated 4 years ago
- ☆43Jan 14, 2022Updated 4 years ago
- Linux SVSM (Secure VM Service Module) for secure x86 virtualization in Rust☆10Sep 7, 2023Updated 2 years ago
- Keystone Enclave (QEMU + HiFive Unleashed)☆530Mar 10, 2025Updated last year
- Reference implementation of RPMI specification as a library.☆16Updated this week
- ☆91Aug 26, 2025Updated 9 months ago
- Open sourced implementation of a prototype for Hyperledger Fabric chaincode execution with OP-TEE. This work is part of the master thesis…☆14Sep 10, 2019Updated 6 years ago
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Aug 23, 2022Updated 3 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆87Jan 24, 2024Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Jun 3, 2026Updated 2 weeks ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 3 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35May 20, 2026Updated 3 weeks ago