riscv-software-src / riscv-ctgLinks
☆41Updated 10 months ago
Alternatives and similar repositories for riscv-ctg
Users that are interested in riscv-ctg are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- ☆90Updated last month
- ☆32Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated 2 years ago
- RISC-V Verification Interface☆103Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- The multi-core cluster of a PULP system.☆108Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RISC-V System on Chip Template☆159Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆147Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- ☆187Updated last year
- ☆108Updated last month
- ☆91Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- ☆50Updated this week
- Generic Register Interface (contains various adapters)☆129Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- RISC-V Nox core☆68Updated 2 months ago
- RISC-V Processor Trace Specification☆194Updated last month
- RISC-V microcontroller IP core developed in Verilog☆182Updated 5 months ago