☆41Nov 4, 2024Updated last year
Alternatives and similar repositories for riscv-ctg
Users that are interested in riscv-ctg are comparing it to the libraries listed below
Sorting:
- ☆34Nov 4, 2024Updated last year
- ☆103Aug 29, 2025Updated 6 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- ☆652Updated this week
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- ☆89Aug 26, 2025Updated 6 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- Build scripts of ci.rvperf.org☆12Feb 1, 2026Updated last month
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- ☆15Jun 1, 2019Updated 6 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- RISC-V Packed SIMD Extension☆159Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- ☆19Oct 28, 2024Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆258Dec 22, 2022Updated 3 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆192Updated this week
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- ☆51Jan 9, 2026Updated last month
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 2 years ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CHERI-RISC-V model written in Sail☆65Jul 10, 2025Updated 7 months ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆21Apr 4, 2024Updated last year
- ☆30Aug 19, 2019Updated 6 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 21, 2026Updated last week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago