User-mode trap-and-emulate hypervisor for RISC-V
☆14Feb 11, 2022Updated 4 years ago
Alternatives and similar repositories for urvirt
Users that are interested in urvirt are comparing it to the libraries listed below
Sorting:
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 7 months ago
- ☆12Apr 19, 2023Updated 2 years ago
- CIDR union / subtraction☆14Mar 13, 2026Updated last week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last week
- ☆15Updated this week
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation. (on Milk-V Megrez)☆55Dec 31, 2025Updated 2 months ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- uCore OS Labs on Berkeley bootloader☆38Feb 1, 2018Updated 8 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Mar 1, 2026Updated 2 weeks ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- 洛佳的异步内核实验室☆25May 22, 2021Updated 4 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- ☆34Updated this week
- Simple RISC-V SBI runtime library; designated for supervisor use☆25Jan 10, 2024Updated 2 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- 清华成绩刮刮乐☆20Feb 17, 2014Updated 12 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆16May 15, 2022Updated 3 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- ☆17Apr 3, 2022Updated 3 years ago