jiegec / rvv-kernelsLinks
Implements kernels with RISC-V Vector
☆22Updated 2 years ago
Alternatives and similar repositories for rvv-kernels
Users that are interested in rvv-kernels are comparing it to the libraries listed below
Sorting:
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 10 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- The 'missing header' for Chisel☆20Updated 4 months ago
- Microarchitecture diagrams of several CPUs☆37Updated 3 weeks ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 5 months ago
- My knowledge base☆63Updated this week
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- RV32I by cats☆16Updated last year
- ☆15Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆69Updated 2 months ago
- ☆17Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 8 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- ☆19Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 5 months ago