jiegec / rvv-kernelsLinks
Implements kernels with RISC-V Vector
☆22Updated 2 years ago
Alternatives and similar repositories for rvv-kernels
Users that are interested in rvv-kernels are comparing it to the libraries listed below
Sorting:
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- A router IP written in Verilog.☆12Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆17Updated 3 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- Microarchitecture diagrams of several CPUs☆43Updated last week
- My knowledge base☆71Updated this week
- CPU micro benchmarks☆62Updated 4 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- ☆20Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- ☆17Updated 6 months ago
- chipyard in mill :P☆77Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆73Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago