A Rocket-Chip with a Dynamically Randomized LLC
☆13Sep 18, 2024Updated last year
Alternatives and similar repositories for chipyard-random-llc
Users that are interested in chipyard-random-llc are comparing it to the libraries listed below
Sorting:
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- CIDR union / subtraction☆14Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- Yet Another File System (yfs) based on Paxos algorithm.☆16Oct 22, 2017Updated 8 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Great homework for Fundamentals of Programming course.☆13Jan 21, 2016Updated 10 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆89Aug 26, 2025Updated 6 months ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- ☆23Mar 4, 2025Updated 11 months ago
- ☆22Nov 12, 2020Updated 5 years ago
- learn dpdk step by step☆30Dec 27, 2025Updated 2 months ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated last month
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated 2 months ago