A Rocket-Chip with a Dynamically Randomized LLC
☆13Sep 18, 2024Updated 2 years ago
Alternatives and similar repositories for chipyard-random-llc
Users that are interested in chipyard-random-llc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 3d printed case design for Lichee Pi 4A☆12May 13, 2023Updated 3 years ago
- CIDR union / subtraction☆14Oct 21, 2026Updated last week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Sep 8, 2023Updated 3 years ago
- xv6::file_system re-implemented in Rust and FUSE.☆12May 19, 2018Updated 8 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- ☆12Jul 3, 2018Updated 8 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- Benchmarking code for evaluating the cost of cache coherence protocols implemented on different platforms☆14Apr 13, 2021Updated 5 years ago
- ☆13Oct 20, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- CoreMark 1.01 ported to WebAssembly☆47Sep 1, 2026Updated last month
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated 2 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- MIRAGE (USENIX Security 2021)☆15Nov 8, 2023Updated 2 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆26Mar 7, 2020Updated 6 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- Security Test Benchmark for Computer Architectures☆20Updated this week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 30, 2021Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Milk-V Vega Official buildroot SDK☆18Apr 2, 2026Updated 6 months ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- A collection of software bug types and articles showcasing the hunt for and exploitation of them.