comparch-security / chipyard-random-llcLinks
A Rocket-Chip with a Dynamically Randomized LLC
☆13Updated last year
Alternatives and similar repositories for chipyard-random-llc
Users that are interested in chipyard-random-llc are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated last week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- ☆17Updated 3 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆17Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆27Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- ☆89Updated 2 months ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆15Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 weeks ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago