The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
☆59Apr 8, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-brs
Users that are interested in riscv-brs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆23Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 25, 2026Updated 3 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆22Apr 20, 2026Updated last month
- ☆34Apr 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95May 25, 2026Updated 3 weeks ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆474May 13, 2026Updated last month
- ☆16Jul 23, 2024Updated last year
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated 2 weeks ago
- ☆17Jul 31, 2021Updated 4 years ago
- RISC-V CSR Access Routines☆15Dec 27, 2022Updated 3 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35May 20, 2026Updated 3 weeks ago
- Project magament for porting openEuler to RISC-V☆34Sep 30, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Multi-Architecture UEFI Environment Driver☆65Mar 25, 2025Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 3 months ago
- ☆12May 15, 2022Updated 4 years ago
- oasis, but with kiss aswell☆13Jun 11, 2026Updated last week
- RISC-V Software Porting and Optimization Championship☆16May 15, 2026Updated last month
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- ☆10Oct 5, 2021Updated 4 years ago
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- Linux SVSM (Secure VM Service Module) for secure x86 virtualization in Rust☆10Sep 7, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Run Unikraft ELF Loader app on Linux executables☆16Oct 19, 2023Updated 2 years ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34May 22, 2026Updated 3 weeks ago
- musl: A C standard library☆18Apr 20, 2026Updated last month
- ☆148Feb 29, 2024Updated 2 years ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆26Oct 18, 2024Updated last year
- RISC-V Packed SIMD Extension☆173Jun 11, 2026Updated last week
- The nbench benchmark ported to SGX.☆14Aug 4, 2019Updated 6 years ago
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- Meeting materials☆24Jun 3, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆376Updated this week
- initrd implementation in ubuntu core☆15May 4, 2026Updated last month
- Push / pull from / to Git repos across Qubes OS VMs☆17Apr 25, 2026Updated last month
- Copy a floppy/hard drive from one computer to another via a serial null modem connection☆15Sep 16, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 4 months ago
- Tiny and portable device tree parser, written in C.☆22Jan 27, 2025Updated last year