The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
☆58Mar 6, 2026Updated this week
Alternatives and similar repositories for riscv-brs
Users that are interested in riscv-brs are comparing it to the libraries listed below
Sorting:
- ☆89Aug 26, 2025Updated 6 months ago
- RISC-V IOMMU Specification☆148Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆67Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- Documentation for the RISC-V Supervisor Binary Interface☆456Updated this week
- Copy a floppy/hard drive from one computer to another via a serial null modem connection☆15Sep 16, 2023Updated 2 years ago
- ☆16Jul 23, 2024Updated last year
- ☆12May 15, 2022Updated 3 years ago
- ☆34Updated this week
- ☆13May 1, 2014Updated 11 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- Linux SVSM (Secure VM Service Module) for secure x86 virtualization in Rust☆10Sep 7, 2023Updated 2 years ago
- ET Accelerator Firmware and Runtime☆35Updated this week
- Hardware/Firmware/CAD files for a DIY HitClips cartridge☆15Jan 9, 2022Updated 4 years ago
- musl: A C standard library☆17Feb 26, 2026Updated last week
- Run Unikraft ELF Loader app on Linux executables☆15Oct 19, 2023Updated 2 years ago
- ☆16Oct 2, 2022Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 6 years ago
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- ☆12May 22, 2024Updated last year
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- The nbench benchmark ported to SGX.☆14Aug 4, 2019Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated last month
- The game 2048 (for Turbo Pascal, Free Pascal and TMT Pascal)☆17Jul 26, 2022Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- RISC-V CSR Access Routines☆15Dec 27, 2022Updated 3 years ago
- RISC-V Software Porting and Optimization Championship☆16Feb 27, 2026Updated last week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- RISC-V Packed SIMD Extension☆159Updated this week
- LED backlight replacement for the Palm IIIc☆20May 15, 2022Updated 3 years ago
- Bootloader recovery and updater tool for StarFive JH71x0 SoCs.☆15Apr 30, 2022Updated 3 years ago
- Stress-SGX is a fork of stress-ng that allows to put Intel SGX enclaves under high load.☆16Aug 21, 2018Updated 7 years ago
- Project magament for porting openEuler to RISC-V☆34Sep 30, 2023Updated 2 years ago
- Fake86+: fork of Fake86 (a 8086 PC emulator), being reworked, extended, seriously work-in-progress ...☆41May 9, 2020Updated 5 years ago
- RISC-V Scratchpad☆74Nov 18, 2022Updated 3 years ago
- Tiny and portable device tree parser, written in C.☆22Jan 27, 2025Updated last year
- Meeting materials☆19Feb 26, 2026Updated last week