riscv-non-isa / riscv-brsLinks
The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
☆55Updated last week
Alternatives and similar repositories for riscv-brs
Users that are interested in riscv-brs are comparing it to the libraries listed below
Sorting:
- Documentation and status of UEFI on RISC-V☆64Updated 4 years ago
- ☆34Updated 3 years ago
- KVM RISC-V HowTOs☆47Updated 3 years ago
- RISC-V Architecture Profiles☆167Updated 3 weeks ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated this week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 3 months ago
- ☆23Updated last year
- Documentation of the RISC-V C API☆78Updated last week
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- ☆89Updated 3 months ago
- PCIe Device Emulation in QEMU☆85Updated 2 years ago
- ☆32Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆64Updated this week
- A set of scripts to build a (somewhat) working Debian image for RISC-V.☆34Updated 2 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 4 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- RISC-V Specific Device Tree Documentation☆42Updated last year
- ☆98Updated 3 months ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- Working Draft of the RISC-V J Extension Specification☆191Updated last month
- ☆63Updated 2 years ago
- ☆26Updated last year
- ARM Enterprise: SBSA Architecture Compliance Suite☆90Updated 3 months ago
- RISC-V IOMMU Specification☆144Updated last week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Risc-V hypervisor for TEE development☆125Updated 5 months ago
- RISC-V Security Model☆33Updated last week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated last year
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year