RV32I by cats
☆15Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for mill
Users that are interested in mill are comparing it to the libraries listed below
Sorting:
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A summary of my projects☆49Dec 29, 2025Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- rCore_tutorial_tests☆11Aug 8, 2021Updated 4 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 3 years ago
- THU Bell on macOS☆28Feb 24, 2020Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- A database management system implemented in Rust from scratch.☆21Jul 24, 2021Updated 4 years ago
- An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.☆25Jan 9, 2020Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- The MiniDecaf compilers.☆67Jan 16, 2021Updated 5 years ago
- Various data structures implementation, in STL style☆11Jul 26, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A JavaScript library to provide a program-friendly interface to Web Learning of Tsinghua University☆77Updated this week
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago