CircuitCoder / millLinks
RV32I by cats
☆15Updated 2 years ago
Alternatives and similar repositories for mill
Users that are interested in mill are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- A naive verilog/systemverilog formatter☆21Updated 6 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Relaxed Rust (for cats)☆15Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- A router IP written in Verilog.☆12Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- My knowledge base☆67Updated 2 weeks ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Remote JTAG server for remote debugging☆41Updated last year
- Hardware design with Chisel☆34Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A summary of my projects☆49Updated 3 months ago
- The 'missing header' for Chisel☆21Updated 6 months ago