CircuitCoder / mill
RV32I by cats
☆17Updated last year
Alternatives and similar repositories for mill:
Users that are interested in mill are comparing it to the libraries listed below
- Relaxed Rust (for cats)☆16Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆60Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 weeks ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 4 years ago
- Toy ELF dynlinker & interp☆10Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- My knowledge base☆46Updated this week
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆20Updated last month
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 4 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆13Updated last year
- A router IP written in Verilog.☆13Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆26Updated last week
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆12Updated 2 months ago
- ☆10Updated last year
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago