CircuitCoder / mill
RV32I by cats
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for mill
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Relaxed Rust (for cats)☆16Updated 4 years ago
- Lower chisel memories to SRAM macros☆10Updated 7 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆10Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated 6 months ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- My knowledge base☆38Updated last week
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆16Updated this week
- Backend & Frontend for JieLabs☆22Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆17Updated 2 weeks ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 4 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 4 years ago
- ☆10Updated last year
- Run Rocket Chip on VCU128☆27Updated 10 months ago
- A router IP written in Verilog.☆13Updated 4 years ago
- The 'missing header' for Chisel☆16Updated 3 weeks ago
- My RV64 CPU (Work in progress)☆19Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- ☆17Updated 2 years ago
- Hardware design with Chisel☆31Updated last year