RV32I by cats
☆15Sep 4, 2023Updated 2 years ago
Alternatives and similar repositories for mill
Users that are interested in mill are comparing it to the libraries listed below
Sorting:
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- 网络学堂 PC 端 App☆21Mar 12, 2026Updated last week
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last week
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 3 months ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- ☆18Jul 17, 2025Updated 8 months ago
- A JavaScript library to provide a program-friendly interface to Web Learning of Tsinghua University☆77Mar 13, 2026Updated last week
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.☆25Jan 9, 2020Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 清华大学宿舍洗衣机空闲提醒小程序☆14Feb 4, 2021Updated 5 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 4 years ago
- Subscribe to updates from people you follow, from any platform to any platform☆14Updated this week
- Various data structures implementation, in STL style☆11Jul 26, 2021Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- The MiniDecaf compilers.☆67Jan 16, 2021Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 6 months ago