What if everything is a io_uring?
☆17Nov 10, 2022Updated 3 years ago
Alternatives and similar repositories for ChannelOS
Users that are interested in ChannelOS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- 🎉My Collections of CUDA Kernels~☆11Jun 25, 2024Updated last year
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- 遍历设备树二进制对象☆16Nov 22, 2025Updated 6 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- Asynchronous OS kernel written in Rust.☆32Nov 27, 2020Updated 5 years ago
- 实验：rust 实现 llama2 推理☆17Feb 23, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 9 months ago
- ☆42Nov 5, 2023Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.☆11Sep 18, 2024Updated last year
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- ☆17May 22, 2023Updated 3 years ago
- ☆91Aug 26, 2025Updated 9 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated 2 years ago
- CIDR union / subtraction☆14May 25, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆22Mar 1, 2026Updated 3 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆25Jan 10, 2024Updated 2 years ago
- Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research☆18May 26, 2026Updated last week
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- Serialize & deserialize device tree binary using serde☆23Dec 4, 2025Updated 6 months ago