CircuitCoder / ChannelOS
What if everything is a io_uring?
☆16Updated 2 years ago
Alternatives and similar repositories for ChannelOS:
Users that are interested in ChannelOS are comparing it to the libraries listed below
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated last year
- 调试大师:你见过最强的内核调试器☆35Updated 3 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆26Updated last week
- Toy ELF dynlinker & interp☆10Updated 10 months ago
- Binary translation in Rust☆11Updated 4 years ago
- RV32I by cats☆17Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆60Updated 3 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆38Updated last month
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- 各类内核的设计思路☆19Updated 3 years ago
- User programs for rCore OS☆18Updated 2 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Updated 5 months ago
- ☆23Updated last year
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- 面向可信执行环境的OS。☆12Updated 2 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 3 years ago