What if everything is a io_uring?
☆17Nov 10, 2022Updated 3 years ago
Alternatives and similar repositories for ChannelOS
Users that are interested in ChannelOS are comparing it to the libraries listed below
Sorting:
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆18May 19, 2021Updated 4 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- 🎉My Collections of CUDA Kernels~☆10Jun 25, 2024Updated last year
- 面向可信执行环境的OS。☆12May 9, 2025Updated 10 months ago
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- 遍历设备树二进制对象☆14Nov 22, 2025Updated 3 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Asynchronous OS kernel written in Rust.☆32Nov 27, 2020Updated 5 years ago
- ☆42Nov 5, 2023Updated 2 years ago
- 实验：rust 实现 llama2 推理☆17Feb 23, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 7 months ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.☆11Sep 18, 2024Updated last year
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- 2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高☆48Dec 15, 2021Updated 4 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- ☆16May 22, 2023Updated 2 years ago
- ☆89Aug 26, 2025Updated 6 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated last year
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- CIDR union / subtraction☆14Mar 13, 2026Updated last week
- ☆20Mar 1, 2026Updated 2 weeks ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆25Jan 10, 2024Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year