CircuitCoder / ChannelOSLinks
What if everything is a io_uring?
☆16Updated 2 years ago
Alternatives and similar repositories for ChannelOS
Users that are interested in ChannelOS are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 4 months ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 7 months ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated 3 months ago
- ☆15Updated 2 years ago
- RV32I by cats☆16Updated last year
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- A naive verilog/systemverilog formatter☆21Updated 3 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Updated 3 years ago
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Microarchitecture diagrams of several CPUs☆37Updated this week