RISC-V architecture concurrency model litmus tests
☆100Jan 21, 2026Updated last month
Alternatives and similar repositories for litmus-tests-riscv
Users that are interested in litmus-tests-riscv are comparing it to the libraries listed below
Sorting:
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- ☆17Mar 17, 2022Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- ☆89Aug 26, 2025Updated 6 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- ☆32Updated this week
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆293Mar 2, 2026Updated last week
- RISC-V Architecture Profiles☆177Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Sail RISC-V model☆672Updated this week
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- ☆16Nov 28, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆652Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- Open-source non-blocking L2 cache☆54Updated this week
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- ☆1,133Jan 22, 2026Updated last month
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- Modeling Architectural Platform☆221Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- PLIC Specification☆151Feb 6, 2026Updated last month
- ☆99Updated this week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Jan 7, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago