riscv/virtual-memory external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/virtual-memory

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/virtual-memory)

Close

riscv / virtual-memoryView on GitHubMore

• External links
• Readme badge

☆39Sep 15, 2021Updated 4 years ago

Alternatives and similar repositories for virtual-memory

Users that are interested in virtual-memory are comparing it to the libraries listed below

• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• rcore-os / embedded-term

  View on GitHub
  The virtual console embedded in rCore kernel.
  ☆11May 6, 2025Updated 9 months ago
• rustsbi / plic

  View on GitHub
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Oct 13, 2022Updated 3 years ago
• XUANTIE-RV / zero_stage_boot

  View on GitHub
  ☆18Feb 11, 2026Updated 2 weeks ago
• ucb-bar / firrtl-transform-tutorial

  View on GitHub
  A template for developing custom FIRRTL transforms
  ☆10Jan 30, 2020Updated 6 years ago
• riscv-admin / trusted-computing

  View on GitHub
  ☆23Jun 23, 2023Updated 2 years ago
• rcore-os / riscv

  View on GitHub
  Low level access to RISCV processors
  ☆22Oct 3, 2022Updated 3 years ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated 3 weeks ago
• richardanaya / woke

  View on GitHub
  A minimalist waker for async-await executors
  ☆15Jul 16, 2022Updated 3 years ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• walkingtospace / MIPSR10K

  View on GitHub
  MIPS R10000 architecture simulator with C++
  ☆10Jun 8, 2023Updated 2 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆147Updated this week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated 3 weeks ago
• XUANTIE-RV / tvm

  View on GitHub
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Feb 10, 2026Updated 2 weeks ago
• riscvarchive / riscv-eabi-spec

  View on GitHub
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Jun 7, 2021Updated 4 years ago
• unikraft / lib-musl

  View on GitHub
  musl: A C standard library
  ☆17Updated this week
• starfive-tech / JH7100_ddrinit

  View on GitHub
  ☆16May 15, 2022Updated 3 years ago
• HUST-OS / qf.rs

  View on GitHub
  恰饭网：华中科技大学系统能力竞赛团队主页
  ☆11Jul 23, 2021Updated 4 years ago
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• riscv-admin / iopmp

  View on GitHub
  Group administration repository for Tech: IOPMP Task Group
  ☆13Dec 19, 2024Updated last year
• riscvarchive / riscv-tee

  View on GitHub
  ☆38Aug 6, 2022Updated 3 years ago
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆112Sep 24, 2025Updated 5 months ago
• nbdd0121 / TLBSim

  View on GitHub
  Fast TLB simulator for RISC-V systems
  ☆16May 16, 2019Updated 6 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Updated this week
• riscv-admin / uarch-side-channels

  View on GitHub
  ☆16Nov 28, 2024Updated last year
• gururaj-s / mirage

  View on GitHub
  MIRAGE (USENIX Security 2021)
  ☆14Nov 8, 2023Updated 2 years ago
• Gallium70 / rv-n-ext-impl

  View on GitHub
  ☆12Apr 19, 2023Updated 2 years ago
• microsoft / msr-cloak

  View on GitHub
  Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…
  ☆14Sep 8, 2022Updated 3 years ago
• rcore-os / aCore

  View on GitHub
  Asynchronous OS kernel written in Rust.
  ☆32Nov 27, 2020Updated 5 years ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated 3 weeks ago
• rcore-os / rcore-thread

  View on GitHub
  Bare-metal multithreading on multi-core processor.
  ☆18Sep 16, 2022Updated 3 years ago
• kprasadvnsi / JH71xx-tools

  View on GitHub
  Bootloader recovery and updater tool for StarFive JH71x0 SoCs.
  ☆15Apr 30, 2022Updated 3 years ago
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 4 months ago
• project-flexos / asplos22-ae

  View on GitHub
  FlexOS: Towards Flexible OS Isolation (ASPLOS'22) Artifact Evaluation Repository
  ☆19Apr 2, 2022Updated 3 years ago
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago