riscv/virtual-memory external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/virtual-memory

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/virtual-memory)

Close

riscv / virtual-memoryView on GitHubMore

• External links
• Readme badge

☆39Sep 15, 2021Updated 4 years ago

Alternatives and similar repositories for virtual-memory

Users that are interested in virtual-memory are comparing it to the libraries listed below

• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• nbdd0121 / TLBSim

  View on GitHub
  Fast TLB simulator for RISC-V systems
  ☆16May 16, 2019Updated 6 years ago
• ucb-bar / firrtl-transform-tutorial

  View on GitHub
  A template for developing custom FIRRTL transforms
  ☆10Jan 30, 2020Updated 6 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• rcore-os / riscv

  View on GitHub
  Low level access to RISCV processors
  ☆22Oct 3, 2022Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Mar 6, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Updated this week
• Octachron / ffmt

  View on GitHub
  Format string experimentations
  ☆13Jul 19, 2021Updated 4 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆152Updated this week
• richardanaya / woke

  View on GitHub
  A minimalist waker for async-await executors
  ☆15Jul 16, 2022Updated 3 years ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• rustsbi / plic

  View on GitHub
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Oct 13, 2022Updated 3 years ago
• walkingtospace / MIPSR10K

  View on GitHub
  MIPS R10000 architecture simulator with C++
  ☆10Jun 8, 2023Updated 2 years ago
• rcore-os / aCore

  View on GitHub
  Asynchronous OS kernel written in Rust.
  ☆32Nov 27, 2020Updated 5 years ago
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆116Sep 24, 2025Updated 5 months ago
• keystone-enclave / sm

  View on GitHub
  Keystone security monitor library for opensbi (Discountinued after monorepo-izing)
  ☆13Oct 28, 2022Updated 3 years ago
• rcore-os / rcore-thread

  View on GitHub
  Bare-metal multithreading on multi-core processor.
  ☆18Sep 16, 2022Updated 3 years ago
• microsoft / msr-cloak

  View on GitHub
  Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…
  ☆14Sep 8, 2022Updated 3 years ago
• eric-rotenberg / CVP

  View on GitHub
  Championship Value Prediction (CVP) simulator.
  ☆17Feb 17, 2021Updated 5 years ago
• XUANTIE-RV / tvm

  View on GitHub
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Feb 10, 2026Updated last month
• riscv-admin / trusted-computing

  View on GitHub
  ☆23Jun 23, 2023Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched

  View on GitHub
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Jul 20, 2023Updated 2 years ago
• HUST-OS / qf.rs

  View on GitHub
  恰饭网：华中科技大学系统能力竞赛团队主页
  ☆11Jul 23, 2021Updated 4 years ago
• rust-embedded / mutex-trait

  View on GitHub
  Low level API definition of a Mutex
  ☆26Jul 29, 2025Updated 7 months ago
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• light1021 / SGX-protected-fs-demo

  View on GitHub
  SGX protected filesystem demo
  ☆12Jul 28, 2017Updated 8 years ago
• HUST-OS / design-pattern-notes

  View on GitHub
  各类内核的设计思路
  ☆19May 19, 2021Updated 4 years ago
• riscvarchive / riscv-tee

  View on GitHub
  ☆38Aug 6, 2022Updated 3 years ago
• oscomp / proj1-rustsbi

  View on GitHub
  实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统
  ☆14Apr 1, 2025Updated 11 months ago
• sorawee / pretty-expressive-ocaml

  View on GitHub
  An implementation of "A Pretty Expressive Printer" in OCaml
  ☆26Mar 13, 2024Updated 2 years ago
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• rivosinc / salus

  View on GitHub
  Risc-V hypervisor for TEE development
  ☆132Jan 14, 2026Updated 2 months ago
• unikraft / lib-musl

  View on GitHub
  musl: A C standard library
  ☆16Feb 26, 2026Updated 3 weeks ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated 2 months ago
• Martins3 / loongson-dune

  View on GitHub
  Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.
  ☆25Aug 15, 2022Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆82Mar 12, 2026Updated last week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Updated this week