Alternatives and similar repositories for virtual-memory

Users that are interested in virtual-memory are comparing it to the libraries listed below

• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆139Updated last week
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆86Updated last month
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆92Updated 5 months ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆106Updated last month
• riscv / riscv-aia
  ☆96Updated 2 months ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆45Updated 9 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆161Updated 3 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆37Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆151Updated last week
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆164Updated 5 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 6 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 2 months ago
• riscv / riscv-bfloat16
  ☆37Updated last year
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆66Updated 6 years ago
• ucb-bar / testchipip
  ☆87Updated 2 weeks ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆138Updated 3 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆55Updated 4 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated last week
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆110Updated this week
• chipsalliance / tilelink
  ☆35Updated 11 months ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆110Updated 2 years ago