Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
☆23Jan 24, 2026Updated 4 months ago
Alternatives and similar repositories for RISCV-East-Asia-Biweekly-Sync
Users that are interested in RISCV-East-Asia-Biweekly-Sync are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆91Aug 26, 2025Updated 9 months ago
- ☆38Aug 6, 2022Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- RuyiSDK Package Manager☆39Jun 8, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- ☆30Mar 13, 2025Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Implementation guide for those using the _DSD method as defined in the ACPI specification☆27May 21, 2026Updated 3 weeks ago
- A telegram bot to balance parenthesis in the world☆15Mar 30, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- My knowledge base☆98Updated this week
- Project magament for porting openEuler to RISC-V☆34Sep 30, 2023Updated 2 years ago
- 🍭Quickly ask questions using chatgpt in the terminal.☆16Aug 1, 2024Updated last year
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆15May 7, 2019Updated 7 years ago
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated 2 weeks ago
- ☆15Nov 8, 2019Updated 6 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆376Updated this week
- ☆11Apr 24, 2022Updated 4 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Tcore是我在暑假参与清华陈渝教授带领的summer school时和同来参与研修的东南大学李可然同学决定一起做的在一个基于Rcore衍生项目，终极目标是一起做出一个基于Riscv的Cpu并且开发一个可以移植到该Cpu上完整的操作系统，将操作系统继续钻研下去☆14Oct 23, 2019Updated 6 years ago
- ☆12Jun 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆27Dec 4, 2025Updated 6 months ago
- RISC-V Online Help☆36May 27, 2026Updated 3 weeks ago
- Unofficial LoongArch Intrinsics Guide☆75May 31, 2026Updated 2 weeks ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 9 months ago
- 一款为理解深度学习而生的学习框架☆15Feb 13, 2019Updated 7 years ago
- New TIOJ Judge Client☆16Jun 8, 2026Updated last week