riscv-boom / riscv-coremarkView external linksLinks
Setup scripts and files needed to compile CoreMark on RISC-V
☆73Jul 19, 2024Updated last year
Alternatives and similar repositories for riscv-coremark
Users that are interested in riscv-coremark are comparing it to the libraries listed below
Sorting:
- A bare-metal application to test specific features of the risc-v hypervisor extension☆44Nov 24, 2025Updated 2 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- rv8 benchmark suite☆23Jul 30, 2020Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 3 years ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- CPUs☆16Dec 21, 2020Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- ☆1,119Jan 22, 2026Updated 3 weeks ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- ☆20Jun 23, 2024Updated last year
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- Fork of OpenOCD that has RISC-V support☆508Oct 9, 2025Updated 4 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V Opcodes☆833Jan 29, 2026Updated 2 weeks ago
- ☆12Aug 7, 2025Updated 6 months ago
- ☆89Aug 26, 2025Updated 5 months ago
- ☆17Jul 12, 2024Updated last year
- ☆40Jan 23, 2024Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆105Apr 28, 2025Updated 9 months ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆49Jan 15, 2026Updated last month
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- ☆650Updated this week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Updated this week
- Data logger shield for Arduino☆20Nov 28, 2018Updated 7 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 7 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago