riscv-boom / riscv-coremarkLinks
Setup scripts and files needed to compile CoreMark on RISC-V
☆70Updated last year
Alternatives and similar repositories for riscv-coremark
Users that are interested in riscv-coremark are comparing it to the libraries listed below
Sorting:
- ☆89Updated last month
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- ☆42Updated 3 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆96Updated 2 months ago
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆190Updated last year
- RISC-V Verification Interface☆107Updated 3 weeks ago
- ☆50Updated last month
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆92Updated 3 weeks ago
- ☆99Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- PCI Express controller model☆68Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago