riscv-boom / riscv-coremarkLinks
Setup scripts and files needed to compile CoreMark on RISC-V
☆69Updated last year
Alternatives and similar repositories for riscv-coremark
Users that are interested in riscv-coremark are comparing it to the libraries listed below
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆42Updated 6 months ago
- ☆42Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- ☆89Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 7 months ago
- ☆182Updated last year
- ☆89Updated 4 months ago
- RISC-V Verification Interface☆99Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- ☆81Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆97Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- RISC-V Virtual Prototype☆172Updated 7 months ago
- BlackParrot on Zynq☆44Updated 4 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- ☆49Updated 2 months ago