Setup scripts and files needed to compile CoreMark on RISC-V
☆75Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-coremark
Users that are interested in riscv-coremark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A bare-metal application to test specific features of the risc-v hypervisor extension☆46Nov 24, 2025Updated 9 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 4 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- RISC-V Torture Test☆223Jul 11, 2024Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- ☆1,243Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Sep 10, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog file list pruner☆19Updated this week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆21Jul 12, 2024Updated 2 years ago
- Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is a…☆17Aug 21, 2024Updated 2 years ago
- RISC-V Opcodes☆878Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆60Jul 21, 2026Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 64-bit multicore Linux-capable RISC-V processor☆121Apr 28, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Linux kernel source tree☆14Jul 7, 2026Updated 2 months ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,258Aug 21, 2026Updated 3 weeks ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,238Sep 11, 2026Updated last week
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- UNSUPPORTED INTERNAL toolchain builds☆49Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆55Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆140Oct 5, 2022Updated 3 years ago
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 6 months ago
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago