Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆217May 29, 2026Updated last month
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modeling Architectural Platform☆226Jun 24, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jun 23, 2026Updated last week
- ☆201Dec 14, 2023Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆152Jun 11, 2026Updated 3 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆376Jun 16, 2026Updated 2 weeks ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆136Jun 24, 2026Updated last week
- ☆91Updated this week
- ☆156Oct 6, 2023Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆57May 26, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆92May 29, 2026Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,154Jun 26, 2026Updated last week
- ☆22Nov 3, 2025Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated last month
- RISC-V SystemC-TLM simulator☆354Feb 20, 2026Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Architecture Profiles☆190Apr 22, 2026Updated 2 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 23, 2026Updated last week
- Sail RISC-V model☆724Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆487Aug 3, 2024Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- RISC-V Opcodes☆862May 20, 2026Updated last month
- ☆147Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆298Jun 26, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The official repository for the gem5 computer-system architecture simulator.☆2,674Jun 26, 2026Updated last week
- ☆91Aug 26, 2025Updated 10 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Jun 26, 2026Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- RISC-V Security Model☆35Jun 26, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 23, 2026Updated last week