Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆225Oct 20, 2026Updated last week
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modeling Architectural Platform☆233Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆407Oct 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆204Dec 14, 2023Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- The University of Bristol HPC Simulation Engine☆112Jun 17, 2026Updated 4 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- ☆15Apr 28, 2026Updated 6 months ago
- ☆99Updated this week
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- ☆35Nov 4, 2024Updated last year
- Sail RISC-V model☆789Updated this week
- ☆92Oct 20, 2026Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- ☆158Oct 6, 2023Updated 3 years ago
- ☆12Sep 18, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆168Updated this week
- RISC-V Opcodes☆886Oct 14, 2026Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- RiVEC Bencmark Suite☆134Nov 27, 2024Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆206Updated this week
- RISC-V Virtual Prototype☆196Jul 21, 2026Updated 3 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆524Aug 3, 2024Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆776Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- ☆90Aug 26, 2025Updated last year