riscv-software-src / riscv-perf-modelLinks
Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆189Updated 2 weeks ago
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below
Sorting:
- Modeling Architectural Platform☆206Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆92Updated last week
- ☆189Updated last year
- RISC-V SystemC-TLM simulator☆325Updated 9 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- RISC-V Torture Test☆197Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Documentation for RISC-V Spike☆103Updated 6 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆211Updated this week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆54Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- ☆103Updated last week
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Championship Branch Prediction 2025☆57Updated 4 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- ☆27Updated 8 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week