Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆221May 29, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modeling Architectural Platform☆227Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- ☆203Dec 14, 2023Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆392Jul 31, 2026Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Aug 6, 2026Updated last week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 11 months ago
- ☆95Updated this week
- ☆92Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 31, 2026Updated last week
- ☆158Oct 6, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆312Oct 17, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆167May 1, 2022Updated 4 years ago
- CV32E40X Design-Verification environment☆18Jun 2, 2026Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 months ago
- Spike, a RISC-V ISA Simulator☆3,192Updated this week
- RISC-V SystemC-TLM simulator☆359Feb 20, 2026Updated 5 months ago
- ☆22Nov 3, 2025Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆536Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆42Updated this week
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated last month
- Sail RISC-V model☆749Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆502Aug 3, 2024Updated 2 years ago
- RISC-V Opcodes☆873Jul 30, 2026Updated 2 weeks ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆58Jul 3, 2026Updated last month
- ☆150Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆769Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemC/TLM-2.0 Co-simulation framework☆303Jun 26, 2026Updated last month
- The official repository for the gem5 computer-system architecture simulator.☆2,750Updated this week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- ☆91Aug 26, 2025Updated 11 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- RISC-V Security Model☆38Aug 4, 2026Updated last week