Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆211Feb 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below
Sorting:
- Modeling Architectural Platform☆221Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- ☆196Dec 14, 2023Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆342Feb 16, 2026Updated 2 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- The University of Bristol HPC Simulation Engine☆104Aug 30, 2025Updated 6 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Feb 25, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- ☆79Feb 7, 2026Updated 3 weeks ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆152Oct 6, 2023Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated 2 weeks ago
- ☆129Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆675Updated this week
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Sail RISC-V model☆671Updated this week
- ☆22Jul 20, 2023Updated 2 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- The multi-core cluster of a PULP system.☆111Updated this week
- ☆87Jan 30, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago