Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
☆221May 29, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-perf-model
Users that are interested in riscv-perf-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modeling Architectural Platform☆227Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated 2 weeks ago
- ☆203Dec 14, 2023Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆399Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Aug 24, 2026Updated last week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 14, 2026Updated 2 weeks ago
- ☆97Updated this week
- ☆92Aug 14, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 weeks ago
- ☆157Oct 6, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆168May 1, 2022Updated 4 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,211Updated this week
- RISC-V SystemC-TLM simulator☆360Feb 20, 2026Updated 6 months ago
- ☆22Nov 3, 2025Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆541Aug 19, 2026Updated 2 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆43Updated this week
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 2 months ago
- Sail RISC-V model☆759Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆507Aug 3, 2024Updated 2 years ago
- RISC-V Opcodes☆872Aug 24, 2026Updated last week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Aug 24, 2026Updated last week
- ☆156Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆778Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemC/TLM-2.0 Co-simulation framework☆304Jun 26, 2026Updated 2 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,782Updated this week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated 3 weeks ago
- ☆91Aug 26, 2025Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- RISC-V Security Model☆38Aug 17, 2026Updated 2 weeks ago