riscvarchive/riscv-aclint external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscvarchive/riscv-aclint

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscvarchive/riscv-aclint)

Close

riscvarchive / riscv-aclintView on GitHubMore

• External links
• Readme badge

☆42Jan 14, 2022Updated 4 years ago

Alternatives and similar repositories for riscv-aclint

Users that are interested in riscv-aclint are comparing it to the libraries listed below

• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated last month
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Updated this week
• kprasadvnsi / JH71xx-tools

  View on GitHub
  Bootloader recovery and updater tool for StarFive JH71x0 SoCs.
  ☆15Apr 30, 2022Updated 3 years ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆287Feb 27, 2026Updated last week
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 5 years ago
• starfive-tech / bootloader_recovery

  View on GitHub
  ☆12May 15, 2022Updated 3 years ago
• nbdd0121 / muntjac-soc

  View on GitHub
  SoC for muntjac
  ☆13Jun 18, 2025Updated 8 months ago
• NickCao / netboot

  View on GitHub
  ☆15Mar 2, 2026Updated last week
• starfive-tech / JH7100_ddrinit

  View on GitHub
  ☆16May 15, 2022Updated 3 years ago
• freecores / bluespec-h264

  View on GitHub
  Bluespec H.264 Decoder
  ☆12Jul 17, 2014Updated 11 years ago
• vsdip / rvmyth_avsddac_interface

  View on GitHub
  ☆15Dec 2, 2021Updated 4 years ago
• mattvenn / vga_clock_pcb

  View on GitHub
  Open source hardware down to the chip level!
  ☆30Sep 24, 2021Updated 4 years ago
• riscvarchive / riscv-tee

  View on GitHub
  ☆38Aug 6, 2022Updated 3 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• antmicro / renode-beagle-v

  View on GitHub
  ☆12May 22, 2024Updated last year
• jonas-schievink / jaylink

  View on GitHub
  A Rust library for talking to J-Link USB devices
  ☆42Jan 4, 2024Updated 2 years ago
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• freecores / mac_layer_switch

  View on GitHub
  100 MB/s Ethernet MAC Layer Switch
  ☆15Jul 17, 2014Updated 11 years ago
• polarfire-soc / polarfire-soc-linux-examples

  View on GitHub
  ☆16Feb 27, 2026Updated last week
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 4 months ago
• agra-uni-bremen / riscv-freertos

  View on GitHub
  FreeRTOS port for the RISC-V Virtual Prototype
  ☆14Nov 9, 2020Updated 5 years ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆177Updated this week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆505Mar 1, 2026Updated last week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,133Jan 22, 2026Updated last month
• jg-fossh / Goldschmidt_Integer_Divider_Parallel

  View on GitHub
  A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.
  ☆16Apr 25, 2024Updated last year
• hust-open-atom-club / docs

  View on GitHub
  华科开放原子开源俱乐部对外公开文档
  ☆18Jan 12, 2026Updated last month
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago
• chipsalliance / OmnixtendEndpoint

  View on GitHub
  Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
  ☆20Jan 29, 2026Updated last month
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• efabless / caravel-lite

  View on GitHub
  ☆17Nov 4, 2024Updated last year
• pulp-platform / axi_mem_if

  View on GitHub
  Simple single-port AXI memory interface
  ☆49Jun 7, 2024Updated last year
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated last month
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆511Oct 9, 2025Updated 5 months ago
• vsdip / vsdsram_sky130

  View on GitHub
  ☆41Feb 28, 2022Updated 4 years ago
• riscv-non-isa / tg-nexus-trace

  View on GitHub
  RISC-V Nexus Trace TG documentation and reference code
  ☆57Updated this week
• rvboards / linux_kernel_for_d1

  View on GitHub
  ☆17Jul 31, 2021Updated 4 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 5 months ago