riscv / riscv-spmp
The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.
☆13Updated this week
Alternatives and similar repositories for riscv-spmp:
Users that are interested in riscv-spmp are comparing it to the libraries listed below
- ☆21Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 2 months ago
- ☆38Updated 2 years ago
- RISC-V Security HC admin repo☆16Updated 2 months ago
- ☆22Updated last year
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆52Updated this week
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆15Updated 4 months ago
- Risc-V hypervisor for TEE development☆110Updated last year
- ☆23Updated last year
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆54Updated last year
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Updated 3 years ago
- This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …☆26Updated this week
- Virtualisation platform using CHERI for isolation and sharing☆35Updated 9 months ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆38Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆44Updated last week
- Linux KVM RISC-V repo☆55Updated this week
- 项目的主仓库☆23Updated 2 years ago
- ☆70Updated last year
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆29Updated 5 years ago
- This is the main repo for Penglai.☆68Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- Compartmentalised monolithic library OS☆19Updated 3 years ago
- RISC-V Security Model☆30Updated this week
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆32Updated 5 months ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆15Updated 4 months ago
- ☆16Updated 2 years ago
- Linux kernel source tree☆26Updated 3 weeks ago
- Implementation of FlexSC on Linux Kernel v5.0+ and Performance Analysis☆19Updated 4 years ago