Alternatives and similar repositories for riscv-spmp

Users that are interested in riscv-spmp are comparing it to the libraries listed below

• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 5 months ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated this week
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆58Updated this week
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆18Updated 4 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 3 weeks ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 2 weeks ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 7 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆56Updated 2 weeks ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆39Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• kvm-unit-tests / kvm-unit-tests
  This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …
  ☆27Updated last week
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆41Updated 4 months ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 8 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 2 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆24Updated 2 years ago
• IPADS-DuVisor / DuVisor
  ☆72Updated last year
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• miaochenlu / arch_sec_papers
  ☆15Updated 2 months ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆69Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 3 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 3 months ago