riscv-software-src / riscv-isacLinks
☆33Updated 9 months ago
Alternatives and similar repositories for riscv-isac
Users that are interested in riscv-isac are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- RISC-V Verification Interface☆102Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- ☆42Updated 9 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆177Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- RISC-V System on Chip Template☆159Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- RISC-V Nox core☆68Updated last month
- Simple runtime for Pulp platforms☆49Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week