☆103Aug 29, 2025Updated 6 months ago
Alternatives and similar repositories for riscof
Users that are interested in riscof are comparing it to the libraries listed below
Sorting:
- ☆41Nov 4, 2024Updated last year
- ☆34Nov 4, 2024Updated last year
- ☆649Updated this week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- ☆1,128Jan 22, 2026Updated last month
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- Platform Level Interrupt Controller☆46May 10, 2024Updated last year
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- ☆196Dec 14, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- Sail RISC-V model☆671Updated this week
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆10Feb 16, 2026Updated 2 weeks ago
- ☆34Feb 6, 2026Updated 3 weeks ago
- ☆152Oct 6, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- ☆51Jan 9, 2026Updated last month
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- FPGA Tetris written in Verilog☆15Apr 26, 2018Updated 7 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated last week
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week