☆103Apr 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscof
Users that are interested in riscof are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆42Nov 4, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆686Updated this week
- ☆36Nov 4, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 2 weeks ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆21Nov 9, 2025Updated 5 months ago
- ☆1,177Apr 24, 2026Updated last week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Platform Level Interrupt Controller☆47May 10, 2024Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 6 months ago
- RISC-V Formal Verification Framework☆191Mar 19, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆98Oct 17, 2025Updated 6 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- RISC-V Architecture Profiles☆183Apr 22, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- Sail RISC-V model☆695Updated this week
- ☆34Apr 20, 2026Updated last week
- ☆200Dec 14, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Sep 1, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- RISC-V Processor Trace Specification☆217Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- An open-source Simulation Trace Format specification☆16Nov 12, 2025Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated 3 weeks ago
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,083Updated this week
- ☆15Mar 28, 2026Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Yocto project for Xuantie RISC-V CPU☆41Mar 18, 2026Updated last month
- ☆155Oct 6, 2023Updated 2 years ago