Alternatives and similar repositories for riscof

Users that are interested in riscof are comparing it to the libraries listed below

• riscv-ovpsim / imperas-riscv-tests
  ☆187Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆150Updated 10 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆244Updated 10 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆218Updated 3 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆270Updated 4 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 9 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆282Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆193Updated last month
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 3 weeks ago
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆181Updated this week
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆179Updated 5 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆181Updated 9 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆119Updated 2 months ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆265Updated 2 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆103Updated 3 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆293Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆129Updated this week
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆144Updated 5 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated this week
• chipsalliance / VeeR-ISS
  ☆145Updated last year
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆128Updated last month
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆277Updated this week
• SpinalHDL / NaxRiscv
  ☆295Updated last month
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆96Updated 4 months ago
• riscvarchive / riscv-CMOs
  ☆90Updated 3 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆175Updated this week
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆304Updated this week
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆117Updated this week