☆105Apr 16, 2026Updated 3 months ago
Alternatives and similar repositories for riscof
Users that are interested in riscof are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43Nov 4, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆752Updated this week
- ☆36Nov 4, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 3 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- ☆1,222Jun 3, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 5 months ago
- RISC-V Formal Verification Framework☆205Updated this week
- Platform Level Interrupt Controller☆49May 10, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆103Jul 3, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,326Apr 3, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- RISC-V Architecture Profiles☆191Updated this week
- Sail RISC-V model☆737Updated this week
- ☆34Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 9 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 3 weeks ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Torture Test☆219Jul 11, 2024Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- RISC-V Processor Trace Specification☆218Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- Shakti: development platform for PlatformIO☆37May 31, 2022Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- RISC-V Debug Specification Standard☆520Updated this week
- ☆157Oct 6, 2023Updated 2 years ago