☆103Aug 29, 2025Updated 6 months ago
Alternatives and similar repositories for riscof
Users that are interested in riscof are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆41Nov 4, 2024Updated last year
- ☆660Updated this week
- ☆35Nov 4, 2024Updated last year
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- ☆1,145Jan 22, 2026Updated 2 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Platform Level Interrupt Controller☆46May 10, 2024Updated last year
- RISC-V Formal Verification Framework☆185Mar 3, 2026Updated 2 weeks ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆95Oct 17, 2025Updated 5 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- Sail RISC-V model☆679Updated this week
- ☆34Updated this week
- ☆197Dec 14, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- RISC-V Processor Trace Specification☆209Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- ☆15Nov 15, 2025Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Yocto project for Xuantie RISC-V CPU☆41Aug 8, 2025Updated 7 months ago