Alternatives and similar repositories for riscof

Users that are interested in riscof are comparing it to the libraries listed below

• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆219Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆196Updated last month
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆202Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆246Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆141Updated last week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 4 months ago
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆187Updated 2 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 2 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆150Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆235Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆124Updated this week
• SpinalHDL / NaxRiscv
  ☆300Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆166Updated 2 weeks ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆187Updated last month
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated last week
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated 3 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆281Updated last week
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆151Updated 5 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated 2 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆300Updated 2 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆133Updated last month
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆91Updated 2 weeks ago
• chipsalliance / VeeR-ISS
  ☆150Updated 2 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆104Updated this week
• riscv / riscv-aia
  ☆96Updated 2 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆335Updated this week
• rafaelcalcada / rvx
  RISC-V soft-core microcontroller for FPGA implementation
  ☆187Updated last month