Alternatives and similar repositories for riscv-angel

Users that are interested in riscv-angel are comparing it to the libraries listed below

• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆387Updated 6 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆712Updated 3 years ago
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆170Updated 5 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆600Updated 2 years ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆328Updated 7 years ago
• riscvarchive / riscv-wiki
  ☆248Updated 8 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated last month
• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆608Updated 6 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆434Updated last year
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆556Updated 2 months ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆184Updated 11 years ago
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆412Updated last month
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆447Updated 4 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆296Updated 3 weeks ago
• riscv-collab / v8
  Port of Google v8 engine to RISC-V.
  ☆243Updated last year
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆681Updated 11 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated 2 weeks ago
• ubercomp / jslm32
  Javascript emulator for the LatticeMico platform
  ☆170Updated 3 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆720Updated 2 months ago
• jserv / codezero
  Codezero Microkernel
  ☆112Updated 3 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆493Updated this week