SI-RISCV / hbird-e-sdk
Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
☆112Updated 3 years ago
Alternatives and similar repositories for hbird-e-sdk:
Users that are interested in hbird-e-sdk are comparing it to the libraries listed below
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- OpenXuantie - OpenE906 Core☆137Updated 8 months ago
- LicheeTang 蜂鸟E203 Core☆191Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- ☆140Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- ☆36Updated 6 years ago
- ☆78Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- Nuclei Board Labs☆57Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- commit rtl and build cosim env☆36Updated 11 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆66Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- ☆63Updated 2 years ago
- AXI协议规范中文翻译版☆140Updated 2 years ago
- ☆124Updated 2 weeks ago
- UVM实战随书源码☆49Updated 6 years ago
- ☆20Updated 2 years ago
- Basic RISC-V Test SoC☆115Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago