SI-RISCV / hbird-e-sdkLinks
Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
☆112Updated 4 years ago
Alternatives and similar repositories for hbird-e-sdk
Users that are interested in hbird-e-sdk are comparing it to the libraries listed below
Sorting:
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- ☆144Updated 5 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- riscv资料、论文等☆143Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- UVM实战随书源码☆54Updated 6 years ago
- ☆95Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- commit rtl and build cosim env☆36Updated last year
- ☆149Updated last month
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- ☆74Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- ☆36Updated 6 years ago
- OpenXuantie - OpenC906 Core☆369Updated last year
- ☆65Updated 5 years ago