SI-RISCV / hbird-e-sdk
Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
☆112Updated 3 years ago
Alternatives and similar repositories for hbird-e-sdk:
Users that are interested in hbird-e-sdk are comparing it to the libraries listed below
- OpenSource HummingBird RISC-V Software Development Kit☆151Updated last year
- OpenXuantie - OpenE902 Core☆138Updated 7 months ago
- ☆139Updated 4 years ago
- OpenXuantie - OpenE906 Core☆137Updated 7 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆102Updated 2 years ago
- LicheeTang 蜂鸟E203 Core☆189Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- riscv资料、论文等☆141Updated 6 years ago
- ☆76Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆186Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆191Updated 6 months ago
- Nuclei Board Labs☆56Updated last year
- commit rtl and build cosim env☆36Updated 10 months ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆78Updated 4 years ago
- AXI协议规范中文翻译版☆138Updated 2 years ago
- ☆139Updated 2 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆182Updated 2 years ago
- ☆63Updated 2 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆300Updated 9 months ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago