SI-RISCV / hbird-e-sdkLinks
Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
☆111Updated 4 years ago
Alternatives and similar repositories for hbird-e-sdk
Users that are interested in hbird-e-sdk are comparing it to the libraries listed below
Sorting:
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- LicheeTang 蜂鸟E203 Core☆195Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆141Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- ☆70Updated 3 years ago
- ☆86Updated 2 months ago
- Cortex M0 based SoC☆73Updated 3 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- ☆158Updated last month
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- commit rtl and build cosim env☆35Updated last year
- RISC-V SystemC-TLM simulator☆311Updated 5 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Nuclei Board Labs☆60Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- ☆36Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago