SI-RISCV / hbird-e-sdkLinks
Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
☆112Updated 4 years ago
Alternatives and similar repositories for hbird-e-sdk
Users that are interested in hbird-e-sdk are comparing it to the libraries listed below
Sorting:
- OpenSource HummingBird RISC-V Software Development Kit☆167Updated 2 years ago
- OpenXuantie - OpenE902 Core☆165Updated last year
- ☆144Updated 5 years ago
- OpenXuantie - OpenE906 Core☆151Updated last year
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- riscv资料、论文等☆144Updated 7 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆147Updated last year
- ☆99Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆279Updated 5 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- ☆37Updated 7 years ago
- RISC-V SystemC-TLM simulator☆335Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- AXI协议规范中文翻译版☆170Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- UVM实战随书源码☆57Updated 6 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- commit rtl and build cosim env☆36Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- ☆153Updated 3 weeks ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆281Updated 7 years ago
- AHB3-Lite Interconnect☆107Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆234Updated 2 years ago