☆364Feb 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for rvv-intrinsic-doc
Users that are interested in rvv-intrinsic-doc are comparing it to the libraries listed below
Sorting:
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- RISC-V Packed SIMD Extension☆159Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆497Updated this week
- Documentation of the RISC-V C API☆81Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- ☆38Updated this week
- RISC-V Architecture Profiles☆177Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- RISC-V Opcodes☆842Updated this week
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- RISC-V cryptography extensions standardisation work.☆406Updated this week
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- ☆652Updated this week
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- A RISC-V ELF psABI Document☆836Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Aug 21, 2024Updated last year
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆98Feb 10, 2026Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆197Dec 14, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- RISC-V Instruction Set Manual☆4,521Updated this week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- ☆89Aug 26, 2025Updated 6 months ago