Alternatives and similar repositories for rvv-intrinsic-doc

Users that are interested in rvv-intrinsic-doc are comparing it to the libraries listed below

• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• RALC88 / riscv-vectorized-benchmark-suite

  View on GitHub
  RiVEC Bencmark Suite
  ☆127Nov 27, 2024Updated last year
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆80Feb 10, 2026Updated last week
• pulp-platform / ara

  View on GitHub
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆487Nov 27, 2025Updated 2 months ago
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Feb 11, 2025Updated last year
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• camel-cdr / rvv-bench

  View on GitHub
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆143Jan 27, 2026Updated 3 weeks ago
• plctlab / llvm-project

  View on GitHub
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆160Sep 3, 2025Updated 5 months ago
• nibrunie / rvv-examples

  View on GitHub
  Example of RISC-V Vector programming
  ☆27Sep 4, 2025Updated 5 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆836Updated this week
• plctlab / plct-gem5

  View on GitHub
  upstream: https://github.com/RALC88/gem5
  ☆33May 30, 2023Updated 2 years ago
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆102Nov 11, 2025Updated 3 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• ucb-bar / hwacha

  View on GitHub
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆163Jan 25, 2024Updated 2 years ago
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• brucehoult / rvv_example

  View on GitHub
  Simple demonstration of using the RISC-V Vector extension
  ☆50Apr 18, 2024Updated last year
• compiler-dev / llvm-rv

  View on GitHub
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆44Dec 21, 2020Updated 5 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• howjmay / neon2rvv

  View on GitHub
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆41Aug 25, 2025Updated 5 months ago
• RISCVtestbed / rvv-rollback

  View on GitHub
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆34Aug 21, 2024Updated last year
• ISRC-CAS / c910-llvm

  View on GitHub
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Mar 15, 2021Updated 4 years ago
• XUANTIE-RV / csi-nn2

  View on GitHub
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆99Feb 10, 2026Updated last week
• rivosinc / gem5

  View on GitHub
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆11Aug 3, 2022Updated 3 years ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated last week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆194Dec 14, 2023Updated 2 years ago
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆194Dec 23, 2025Updated last month
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,496Updated this week
• cnrv / RISCV-East-Asia-Biweekly-Sync

  View on GitHub
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Jan 24, 2026Updated 3 weeks ago
• plctlab / rvv-benchmark

  View on GitHub
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Nov 26, 2020Updated 5 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• UCTECHIP / rocket_chip_vpu

  View on GitHub
  ☆11Jan 9, 2021Updated 5 years ago