riscv-non-isa / rvv-intrinsic-docLinks
☆335Updated last month
Alternatives and similar repositories for rvv-intrinsic-doc
Users that are interested in rvv-intrinsic-doc are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- RiVEC Bencmark Suite☆116Updated 6 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆176Updated this week
- Modeling Architectural Platform☆190Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- RISC-V Packed SIMD Extension☆146Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,032Updated last year
- RISC-V Architecture Profiles☆150Updated 3 months ago
- RISC-V Proxy Kernel☆636Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆341Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆746Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆150Updated last year
- ☆175Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆490Updated 3 weeks ago
- RISC-V SystemC-TLM simulator☆311Updated 5 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- Documentation for RISC-V Spike☆99Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆32Updated 9 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆457Updated last year
- ☆564Updated 3 weeks ago
- RISC-V Processor Trace Specification☆183Updated this week