riscv-non-isa / rvv-intrinsic-doc

Related projects: ⓘ

• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆142Updated last week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆138Updated 10 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆350Updated this week
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆130Updated 3 weeks ago
• sparcians / map
  Modeling Architectural Platform
  ☆156Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 6 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆88Updated 3 weeks ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆535Updated last week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 5 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆255Updated 11 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆143Updated 2 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆269Updated last month
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆93Updated 2 months ago
• rivosinc / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆12Updated 2 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆383Updated 5 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆210Updated last week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆217Updated 4 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆77Updated 2 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆581Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆428Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆163Updated 2 months ago
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆217Updated 2 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆237Updated this week
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆296Updated last month
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆225Updated this week
• riscv-non-isa / riscv-arch-test
  ☆501Updated 2 weeks ago
• chipsalliance / t1
  ☆111Updated this week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆130Updated last year
• riscv-ovpsim / imperas-riscv-tests
  ☆154Updated 9 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆359Updated 6 months ago