howjmay / neon2rvvLinks
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆34Updated 10 months ago
Alternatives and similar repositories for neon2rvv
Users that are interested in neon2rvv are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆117Updated 7 months ago
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- ☆339Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆118Updated last week
- RISC-V Summit China 2023☆40Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆72Updated 4 years ago
- Documentation of the RISC-V C API☆76Updated last week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last week
- RISC-V Packed SIMD Extension☆148Updated last year
- ☆86Updated 3 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- ☆35Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆65Updated 11 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆100Updated 3 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆90Updated last year
- Virtual Platform for NVDLA☆148Updated 6 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆10Updated 6 months ago
- ☆90Updated 3 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆182Updated this week
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 7 months ago
- ☆149Updated last year
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆65Updated 3 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year