howjmay / neon2rvvLinks
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆38Updated 3 weeks ago
Alternatives and similar repositories for neon2rvv
Users that are interested in neon2rvv are comparing it to the libraries listed below
Sorting:
- ☆345Updated 2 weeks ago
- RiVEC Bencmark Suite☆122Updated 9 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆127Updated last week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- RISC-V Summit China 2023☆40Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Unit tests generator for RVV 1.0☆90Updated this week
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆163Updated 2 weeks ago
- XiangShan Frontend Develop Environment☆66Updated this week
- Modeling Architectural Platform☆203Updated 3 weeks ago
- ☆16Updated 4 months ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- RISC-V Packed SIMD Extension☆151Updated last year
- RISC-V architecture concurrency model litmus tests☆89Updated 3 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆101Updated 5 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆187Updated this week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated last week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated last year
- ☆101Updated this week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 3 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated this week
- ☆96Updated 3 weeks ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year