howjmay / neon2rvv
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆30Updated 7 months ago
Alternatives and similar repositories for neon2rvv:
Users that are interested in neon2rvv are comparing it to the libraries listed below
- RiVEC Bencmark Suite☆113Updated 4 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆54Updated 7 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆108Updated this week
- ☆33Updated 8 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated last month
- RISC-V Summit China 2023☆42Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- ☆319Updated this week
- Unit tests generator for RVV 1.0☆79Updated last week
- Documentation of the RISC-V C API☆76Updated last month
- ☆16Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆133Updated last month
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last week
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- RISC-V Packed SIMD Extension☆144Updated last year
- ☆85Updated 2 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆75Updated 3 weeks ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆64Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆87Updated last month
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated 3 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆50Updated 2 months ago
- ☆42Updated 3 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆31Updated 7 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- An optimized neural network operator library for chips base on Xuantie CPU.☆87Updated 9 months ago