howjmay / neon2rvvLinks
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆32Updated 9 months ago
Alternatives and similar repositories for neon2rvv
Users that are interested in neon2rvv are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆116Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- RISC-V Summit China 2023☆40Updated last year
- ☆335Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated 9 months ago
- ☆16Updated last month
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Documentation of the RISC-V C API☆76Updated 3 weeks ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 5 months ago
- ☆42Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 11 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 2 months ago
- RISC-V Packed SIMD Extension☆146Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆61Updated 9 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Simple demonstration of using the RISC-V Vector extension☆42Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated 2 weeks ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last month
- Vector math library using RISC-V vector ISA via C intrinsic☆18Updated 6 months ago
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- ☆35Updated 10 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆99Updated last month