howjmay / neon2rvvLinks
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆41Updated 3 months ago
Alternatives and similar repositories for neon2rvv
Users that are interested in neon2rvv are comparing it to the libraries listed below
Sorting:
- ☆352Updated last month
- RiVEC Bencmark Suite☆124Updated last year
- RISC-V Summit China 2023☆40Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆136Updated 3 weeks ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆76Updated 4 years ago
- Unit tests generator for RVV 1.0☆97Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆93Updated 6 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 3 months ago
- ☆89Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆71Updated last year
- Modeling Architectural Platform☆213Updated this week
- Example of RISC-V Vector programming☆26Updated 3 months ago
- ☆17Updated 2 months ago
- ☆38Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆150Updated last week
- Extremely Simple Microbenchmarks☆37Updated 7 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆23Updated last week
- gem5 FS模式实验手册☆45Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆104Updated 8 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆191Updated last week
- ☆75Updated last year
- RISC-V Packed SIMD Extension☆152Updated last month
- A modeling library with virtual components for SystemC and TLM simulators☆176Updated this week