howjmay / neon2rvvLinks
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆35Updated 11 months ago
Alternatives and similar repositories for neon2rvv
Users that are interested in neon2rvv are comparing it to the libraries listed below
Sorting:
- ☆342Updated this week
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- RISC-V Summit China 2023☆40Updated last year
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- RiVEC Bencmark Suite☆119Updated 8 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆100Updated 3 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 8 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- ☆89Updated 3 years ago
- Documentation of the RISC-V C API☆77Updated 2 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- ☆42Updated 3 years ago
- ☆37Updated last year
- Unit tests generator for RVV 1.0☆89Updated this week
- ☆10Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- RISC-V Packed SIMD Extension☆150Updated last year
- RISC-V architecture concurrency model litmus tests☆83Updated 2 months ago
- XiangShan Frontend Develop Environment☆64Updated this week
- ☆92Updated last week