howjmay / neon2rvv
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆27Updated 4 months ago
Alternatives and similar repositories for neon2rvv:
Users that are interested in neon2rvv are comparing it to the libraries listed below
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆95Updated last week
- Documentation of the RISC-V C API☆74Updated this week
- ☆303Updated last month
- RiVEC Bencmark Suite☆108Updated last month
- RISC-V Summit China 2023☆43Updated last year
- ☆82Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆62Updated 3 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆45Updated 5 months ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆78Updated 9 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆147Updated 3 weeks ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 7 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆55Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆123Updated last week
- Valgrind with support for the RISCV64/Linux platform.☆59Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 5 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last month
- Extremely Simple Microbenchmarks☆30Updated 6 years ago
- Simple demonstration of using the RISC-V Vector extension☆38Updated 9 months ago
- RISC-V Packed SIMD Extension☆141Updated last year
- Unit tests generator for RVV 1.0☆70Updated 3 weeks ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆66Updated last week
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated 8 months ago
- ☆16Updated 5 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆148Updated this week
- RISC-V architecture concurrency model litmus tests☆73Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- ☆42Updated 3 years ago