howjmay / neon2rvv
A translator from ARM NEON intrinsics to RISCV-V Extension implementation
☆28Updated 5 months ago
Alternatives and similar repositories for neon2rvv:
Users that are interested in neon2rvv are comparing it to the libraries listed below
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆51Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- RiVEC Bencmark Suite☆110Updated 2 months ago
- RISC-V Summit China 2023☆43Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆103Updated 2 weeks ago
- ☆312Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆124Updated last week
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆63Updated 3 years ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆78Updated 10 months ago
- Extremely Simple Microbenchmarks☆31Updated 6 years ago
- ☆84Updated 2 years ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated 10 months ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 2 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆57Updated last year
- ☆33Updated 7 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- Unit tests generator for RVV 1.0☆75Updated 2 weeks ago
- Documentation of the RISC-V C API☆75Updated this week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆97Updated 2 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 7 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆41Updated last week
- Vector math library using RISC-V vector ISA via C intrinsic☆16Updated 3 months ago
- RISC-V Packed SIMD Extension☆141Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆87Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆16Updated 6 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated 3 weeks ago
- ☆42Updated 3 years ago
- Simple demonstration of using the RISC-V Vector extension☆40Updated 10 months ago