☆11Jan 9, 2021Updated 5 years ago
Alternatives and similar repositories for rocket_chip_vpu
Users that are interested in rocket_chip_vpu are comparing it to the libraries listed below
Sorting:
- ☆10Sep 1, 2020Updated 5 years ago
- Andes DSP Library☆20Dec 15, 2025Updated 3 months ago
- CMSIS DSP Library for PULPino microcontroller☆23Aug 16, 2018Updated 7 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆24Mar 1, 2026Updated 2 weeks ago
- RISCV full system support on gem5 related files live here☆17Jan 24, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Java pseudo-random number generation code with minimal dependencies.☆14Feb 23, 2026Updated 3 weeks ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- LLVM Backend tutorial Cpu0☆25Nov 5, 2023Updated 2 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- [ARCHIVED] The code repository for the DCPU-16 Toolchain.☆97Dec 13, 2017Updated 8 years ago
- A javascript emulator for DCPU-16 (the computer system in Mojang's new game, 0x10c). Works in browsers and Node.☆95Sep 11, 2013Updated 12 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 6 months ago
- DCPU-16 emulator written in Squeak/Smalltalk.☆10Jul 16, 2015Updated 10 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- ☆13May 5, 2023Updated 2 years ago
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- ☆17Jun 27, 2021Updated 4 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- Multilayer perceptron in vulkan☆14May 20, 2020Updated 5 years ago
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 9 years ago
- C11标准的原子操作详解☆29Oct 8, 2022Updated 3 years ago
- ☆26Mar 13, 2025Updated last year
- Node Graph editor for passing signals around in openFrameworks☆19Sep 25, 2017Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- Saleae JTAG Analyzer☆18Jul 2, 2025Updated 8 months ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- RISC-V vector extension ISA simulation☆17Jun 11, 2019Updated 6 years ago