compiler-dev / llvm-rvLinks
Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
☆43Updated 4 years ago
Alternatives and similar repositories for llvm-rv
Users that are interested in llvm-rv are comparing it to the libraries listed below
Sorting:
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆32Updated last year
- ☆92Updated last year
- ☆52Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆46Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆104Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- RISC-V Matrix Specification☆22Updated 8 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆83Updated last month
- ☆93Updated this week
- XiangShan Frontend Develop Environment☆64Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Public release☆57Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆230Updated 6 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago
- ☆16Updated 3 months ago