Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
☆44Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for llvm-rv
Users that are interested in llvm-rv are comparing it to the libraries listed below
Sorting:
- DES, 3DES & CBC 模式的详细解释和他们代码的具体实现☆16Jul 27, 2021Updated 4 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 5 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Coding站点，零碎的记载PAT、CSP、牛客、北大百练题解🚀☆12Mar 6, 2025Updated 11 months ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year
- ☆13Nov 25, 2019Updated 6 years ago
- 开源电子书-📑『Windows命令行9讲』🚀☆19Jul 16, 2023Updated 2 years ago
- ☆364Updated this week
- Simple compiler that translates simpified C into ARMv7 assembly☆18Apr 12, 2024Updated last year
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- a Halide language To MLIR compiler.☆26Aug 30, 2021Updated 4 years ago
- Chunky Loop Interaction☆25Aug 13, 2019Updated 6 years ago
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- ☆33Jul 22, 2020Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 5 months ago
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Aug 21, 2024Updated last year
- openaivec☆22Feb 13, 2026Updated 2 weeks ago
- ☆11Mar 14, 2023Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Collection of STM32 projects making use of Tensorflow Lite Micro☆36Nov 9, 2020Updated 5 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- ☆40Jun 3, 2023Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Electrical and Computer Engineering Capstone☆10Jan 23, 2017Updated 9 years ago