compiler-dev / llvm-rvLinks
Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
☆43Updated 4 years ago
Alternatives and similar repositories for llvm-rv
Users that are interested in llvm-rv are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- ☆97Updated last year
- ☆46Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆34Updated last year
- ☆35Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- ☆36Updated 6 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆16Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- RISC-V Matrix Specification☆22Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago