compiler-dev / llvm-rvLinks
Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
☆43Updated 4 years ago
Alternatives and similar repositories for llvm-rv
Users that are interested in llvm-rv are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆101Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- ☆46Updated 5 years ago
- Public release☆56Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆16Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- XiangShan Frontend Develop Environment☆67Updated last month
- ☆192Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 8 months ago