compiler-dev / llvm-rvLinks
Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
☆43Updated 4 years ago
Alternatives and similar repositories for llvm-rv
Users that are interested in llvm-rv are comparing it to the libraries listed below
Sorting:
- ☆91Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- ☆41Updated 4 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- RiVEC Bencmark Suite☆116Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆44Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆30Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- ☆17Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆59Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆15Updated 8 months ago
- Spike with a coherence supported cache model☆13Updated 10 months ago