An optimized neural network operator library for chips base on Xuantie CPU.
☆99Feb 10, 2026Updated 3 weeks ago
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated 3 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆47Jan 31, 2026Updated last month
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- ☆49Nov 18, 2019Updated 6 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆94Oct 6, 2025Updated 4 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆108Apr 12, 2025Updated 10 months ago
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- ☆48Aug 23, 2023Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- Zhouyi model zoo☆107Oct 23, 2025Updated 4 months ago
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- ☆364Feb 24, 2026Updated last week
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- ☆17Jul 31, 2021Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- ☆90Oct 18, 2023Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 21, 2026Updated last week
- using microphone☆17Sep 2, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated last month
- ☆13Updated this week
- Self-trained Large Language Models based on Meta LLaMa☆29Aug 11, 2023Updated 2 years ago
- RISC-V Dynamic Debugging Tool☆52Apr 10, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Nuclei RISC-V Linux Software Development Kit☆55Jan 9, 2026Updated last month
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Nuclei Microcontroller Software Interface Standard Development Repo☆83Dec 25, 2025Updated 2 months ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month