An optimized neural network operator library for chips base on Xuantie CPU.
☆99Feb 10, 2026Updated last month
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 5 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆92Mar 26, 2023Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆108Apr 12, 2025Updated 11 months ago
- ☆17Jul 31, 2021Updated 4 years ago
- ☆49Nov 18, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- ☆365Mar 16, 2026Updated last week
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆95Oct 6, 2025Updated 5 months ago
- Zhouyi model zoo☆108Oct 23, 2025Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 11, 2026Updated last week
- ☆38Mar 6, 2026Updated 2 weeks ago
- ☆47Aug 23, 2023Updated 2 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated 2 months ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Mar 13, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆85Updated this week
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 6 months ago
- ☆14Oct 6, 2023Updated 2 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 3 years ago
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆475Jun 18, 2024Updated last year
- Nuclei RISC-V Linux Software Development Kit☆56Mar 6, 2026Updated 2 weeks ago