An optimized neural network operator library for chips base on Xuantie CPU.
☆105Feb 10, 2026Updated 7 months ago
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 7 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆21Sep 16, 2026Updated last week
- XuanTie vendor extension Instruction Set spec☆47Sep 7, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated last month
- ☆17Jul 31, 2021Updated 5 years ago
- OpenXuantie - OpenC906 Core☆418Jun 28, 2024Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Sep 7, 2026Updated 2 weeks ago
- ☆49Nov 18, 2019Updated 6 years ago
- ☆381Aug 26, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A python algorithm to change the pitch of the voice in real time☆13Dec 13, 2020Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Sep 12, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- The ISA specification for the Zalasr extension.☆15Mar 6, 2026Updated 6 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- ☆100Oct 18, 2023Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Sep 7, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet another Linux distro for RISC-V.☆14Dec 25, 2025Updated 8 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- RISC-V Zve32x Vector Coprocessor☆223Jan 22, 2026Updated 8 months ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Updated this week
- Nuclei Microcontroller Software Interface Standard Development Repo☆93Jun 16, 2026Updated 3 months ago
- ☆16Jun 15, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Reverse engineering the V831 npu☆95Jun 9, 2021Updated 5 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- ☆25Oct 3, 2022Updated 3 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 4 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year