An optimized neural network operator library for chips base on Xuantie CPU.
☆102Feb 10, 2026Updated 3 months ago
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆49May 13, 2026Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆92Mar 26, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆113Apr 12, 2025Updated last year
- ☆17Jul 31, 2021Updated 4 years ago
- OpenXuantie - OpenC906 Core☆401Jun 28, 2024Updated last year
- ☆49Nov 18, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- ☆374Apr 25, 2026Updated 3 weeks ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 11 months ago
- Zhouyi model zoo☆109Oct 23, 2025Updated 7 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆99Oct 6, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Mar 29, 2026Updated last month
- ☆38Mar 6, 2026Updated 2 months ago
- ☆47Aug 23, 2023Updated 2 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 4 months ago
- ET Accelerator Firmware and Runtime☆45May 8, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- ☆94Oct 18, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V Zve32x Vector Coprocessor☆218Jan 22, 2026Updated 4 months ago
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Apr 23, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 4 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆88Mar 23, 2026Updated 2 months ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A project for learning RISC-V architecture purpose☆27Nov 9, 2023Updated 2 years ago
- Reverse engineering the V831 npu☆95Jun 9, 2021Updated 4 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆26Apr 11, 2026Updated last month
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago