An optimized neural network operator library for chips base on Xuantie CPU.
☆102Feb 10, 2026Updated 4 months ago
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 4 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 8 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆49May 13, 2026Updated last month
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- ☆17Jul 31, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenXuantie - OpenC906 Core☆405Jun 28, 2024Updated 2 years ago
- ☆49Nov 18, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34May 20, 2026Updated last month
- ☆377Jun 18, 2026Updated 2 weeks ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆102Oct 6, 2025Updated 8 months ago
- Zhouyi model zoo☆108Oct 23, 2025Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- using microphone☆17Sep 2, 2021Updated 4 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Jun 15, 2026Updated 2 weeks ago
- ☆39Mar 6, 2026Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆152Jun 11, 2026Updated 3 weeks ago
- ☆47Aug 23, 2023Updated 2 years ago
- ET Accelerator Firmware and Runtime☆46May 8, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- ☆97Oct 18, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆220Jan 22, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Jun 27, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆256Updated this week
- Nuclei Microcontroller Software Interface Standard Development Repo☆89Jun 16, 2026Updated 2 weeks ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- A project for learning RISC-V architecture purpose☆27Nov 9, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Low Complexity Communication Codec Plus (LC3plus)☆40Feb 14, 2021Updated 5 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 2 months ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago