An optimized neural network operator library for chips base on Xuantie CPU.
☆105Feb 10, 2026Updated 8 months ago
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆51Aug 24, 2026Updated 2 months ago
- XuanTie vendor extension Instruction Set spec☆47Oct 15, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆381Oct 15, 2026Updated 2 weeks ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Oct 26, 2026Updated last week
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated last month
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆119Apr 12, 2025Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Zhouyi model zoo☆109Oct 23, 2025Updated last year
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 9 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆94Jun 16, 2026Updated 4 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆99Oct 18, 2023Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- ☆18Jul 31, 2021Updated 5 years ago
- ☆49Nov 18, 2019Updated 6 years ago
- ☆47Aug 23, 2023Updated 3 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- ☆90Aug 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- using microphone☆16Sep 2, 2021Updated 5 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆14Aug 27, 2026Updated 2 months ago
- A python algorithm to change the pitch of the voice in real time☆13Dec 13, 2020Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- The ISA specification for the Zalasr extension.☆16Mar 6, 2026Updated 7 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Oct 13, 2026Updated 3 weeks ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenXuantie - OpenC906 Core☆425Jun 28, 2024Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 3 weeks ago
- ☆42Oct 23, 2026Updated last week