XUANTIE-RV / csi-nn2Links
An optimized neural network operator library for chips base on Xuantie CPU.
☆93Updated last year
Alternatives and similar repositories for csi-nn2
Users that are interested in csi-nn2 are comparing it to the libraries listed below
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆32Updated 2 years ago
- ☆46Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆67Updated last year
- ☆85Updated last year
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆64Updated 6 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated 9 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆75Updated 2 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated last month
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆102Updated 5 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆60Updated 3 years ago
- armchina NPU parser☆40Updated 4 months ago
- RISC-V Packed SIMD Extension☆151Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- ☆211Updated last year
- ☆37Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- CSV spreadsheets and other material for AI accelerator survey papers☆179Updated last year