This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The mirrors are synchronized every 15 minutes.
☆11Aug 3, 2022Updated 3 years ago
Alternatives and similar repositories for gem5
Users that are interested in gem5 are comparing it to the libraries listed below
Sorting:
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Aug 21, 2024Updated last year
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago
- ☆12Jan 13, 2022Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- GNU Guix zephyrRTOS integration☆16Sep 25, 2025Updated 5 months ago
- A library for lattice-based homomorphic encryption in Go☆14May 15, 2022Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- Linux kernel source tree☆14Jun 25, 2025Updated 8 months ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 10 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago
- Mirror of git://qemu.org/capstone.git☆10Feb 9, 2026Updated 3 weeks ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆161Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 5 months ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- 💻 C++ 由简及繁，学习历程☆13Nov 1, 2021Updated 4 years ago
- ☆10Nov 23, 2015Updated 10 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year
- Java pseudo-random number generation code with minimal dependencies.☆14Feb 23, 2026Updated last week
- Nix flake for more up-to-date versions of EDA tools☆20Feb 20, 2026Updated last week
- ☆14Feb 2, 2026Updated last month
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- a Chicken Scheme port of the QuickCheck unit test framework☆13May 9, 2020Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- ☆17Mar 8, 2025Updated 11 months ago