Alternatives and similar repositories for rvv-rollback

Users that are interested in rvv-rollback are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆133Updated last month
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated 2 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆115Updated 3 weeks ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆48Updated last year
• riscv / riscv-bfloat16
  ☆37Updated last year
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆122Updated 11 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated this week
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Updated 4 years ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆92Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆137Updated last week
• riscv-non-isa / riscv-semihosting
  ☆32Updated this week
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆40Updated last month
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆159Updated 3 years ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆45Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆122Updated last week
• chipsalliance / t1
  ☆295Updated this week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆165Updated last month
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆90Updated last month
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆43Updated 3 months ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆184Updated 5 months ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆105Updated 2 months ago
• riscv / riscv-aia
  ☆96Updated 2 months ago
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated 3 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆154Updated 8 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated last year
• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆65Updated 4 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆68Updated 7 months ago