Translate RISC-V Vector Assembly from v1.0 to v0.7
☆34Aug 21, 2024Updated last year
Alternatives and similar repositories for rvv-rollback
Users that are interested in rvv-rollback are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- ☆17Jul 31, 2021Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- ☆33Jul 22, 2020Updated 5 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- Zig wrapper around the RISC-V SBI specification☆19Nov 24, 2025Updated 3 months ago
- RISC-V Archlinux D1 LicheeRV image builder☆122Dec 26, 2025Updated 2 months ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- lua-for-vscode☆18Dec 21, 2016Updated 9 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- ☆364Feb 24, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- ☆38Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- ☆38Updated this week
- 智慧园区☆10Aug 3, 2017Updated 8 years ago
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 3 years ago
- Linux kernel source tree☆46Feb 13, 2025Updated last year
- A baremetal experiment of Allwinner D1, without FEL☆33May 4, 2023Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Feb 4, 2021Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- ☆10Apr 24, 2024Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- ☆10May 29, 2024Updated last year
- Python-based Legal Advisor harnesses the power of advanced Language Models for comprehensive legal guidance 📚. Uses LLM internally to gi…☆13Mar 3, 2024Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A replica of the original Disney friendly robot WALL-E☆12Feb 25, 2020Updated 6 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Jan 21, 2022Updated 4 years ago
- Sample Python code that demonstrates how to use the Python client to work with Riak TS (Time Series)☆11Aug 30, 2016Updated 9 years ago