Example of RISC-V Vector programming
☆31Jul 14, 2026Updated 3 months ago
Alternatives and similar repositories for rvv-examples
Users that are interested in rvv-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- RISC-V vector and other assembly code examples☆28Nov 4, 2020Updated 5 years ago
- Implementing SPMD control flow in LLVM using reconverging CFGs - Vectorizing Divergent Control-Flow for SIMD Applications☆20Apr 11, 2019Updated 7 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- PyTorch wheels for linux riscv64☆19Sep 21, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 6 months ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆25Oct 18, 2024Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Updated this week
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 months ago
- ☆381Sep 30, 2026Updated 2 weeks ago
- RISC-V GPGPU☆40Mar 6, 2020Updated 6 years ago
- x86-64, ARM, and RVV intrinsics viewer☆80Sep 10, 2026Updated last month
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Oct 7, 2026Updated last week
- ☆23Apr 24, 2026Updated 5 months ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- ☆22Aug 6, 2026Updated 2 months ago
- ☆13May 5, 2023Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- ☆13Aug 5, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆13Oct 5, 2026Updated last week