PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
☆160Sep 3, 2025Updated 6 months ago
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- PLCT实验室2019年开放日资料（OpenDay-2019）☆11Dec 20, 2019Updated 6 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- ☆365Updated this week
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- 软件所PLCT实验室在开源领域的不定期简报☆649Mar 6, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- examples for tvm schedule API☆101Jun 12, 2023Updated 2 years ago
- 编译器入门课程的配套教学资料☆662Jun 22, 2023Updated 2 years ago
- PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。☆24Jul 25, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 10 months ago
- 开源开发工具大会OSDT2018报告PPT等资料☆18Nov 17, 2019Updated 6 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Schedule and slides of my presentations.☆36Dec 7, 2025Updated 3 months ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- Program Analysis framework using LLVM. Course project of Advanced Compiler☆18Mar 28, 2017Updated 8 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,139Sep 3, 2025Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week
- OSDT2019相关资料☆16Nov 17, 2019Updated 6 years ago
- 方舟编译入门技术课程的配套代码☆30Sep 16, 2020Updated 5 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 6 months ago
- 关于RISC-V你所需要知道的一切☆560Apr 1, 2023Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆38Mar 6, 2026Updated 2 weeks ago
- ☆13Jan 16, 2026Updated 2 months ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago