PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
☆160Sep 3, 2025Updated 5 months ago
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆76Mar 15, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆364Updated this week
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- PLCT实验室2019年开放日资料(OpenDay-2019)☆11Dec 20, 2019Updated 6 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- examples for tvm schedule API☆101Jun 12, 2023Updated 2 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 9 months ago
- 软件所PLCT实验室在开源领域的不定期简报☆648Feb 5, 2026Updated 3 weeks ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆20Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。☆24Jul 25, 2020Updated 5 years ago
- Program Analysis framework using LLVM. Course project of Advanced Compiler☆18Mar 28, 2017Updated 8 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- 编译器入门课程的配套教学资料☆663Jun 22, 2023Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Schedule and slides of my presentations.☆36Dec 7, 2025Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- PLCT实验室的公开演讲,或者决定公开的组内报告☆1,137Sep 3, 2025Updated 5 months ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Tcore是我在暑假参与清华陈渝教授带领的summer school时和同来参与研修的东南大学李可然同学决定一起做的在一个基于Rcore衍生项目,终极目标是一起做出一个基于Riscv的Cpu并且开发一个可以移植到该Cpu上完整的操作系统,将操作系统继续钻研下去☆14Oct 23, 2019Updated 6 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- An MLIR-based toy DL compiler for TVM Relay.☆61Oct 16, 2022Updated 3 years ago
- 关于RISC-V你所需要知道的一切☆559Apr 1, 2023Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated 11 months ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month