plctlab / llvm-projectLinks
PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
☆161Updated 7 months ago
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆251Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆287Updated last week
- RiVEC Bencmark Suite☆118Updated 8 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆169Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆63Updated 2 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆341Updated last week
- XiangShan Frontend Develop Environment☆62Updated last week
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- ☆377Updated last week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- 图书《深入理解LLVM代码生成》的配套示例代码☆27Updated 10 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆51Updated this week
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated last month
- ☆74Updated 9 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated last year
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- Yet another toy CPU.☆91Updated last year
- ☆93Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- Run rocket-chip on FPGA☆70Updated 8 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆186Updated last year
- ☆122Updated 3 years ago
- CPU micro benchmarks☆59Updated last month