Simple demonstration of using the RISC-V Vector extension
☆51Apr 18, 2024Updated 2 years ago
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Unit tests generator for RVV 1.0☆117May 25, 2026Updated 3 months ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 2 months ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 4 months ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated last week
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆169Updated this week
- ☆15Sep 27, 2022Updated 3 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- ☆380Aug 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- A digital logic simulation of the IBM CGA card☆25Mar 23, 2026Updated 5 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated 2 weeks ago
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 11 months ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Swan Benchmark Suite☆14Sep 17, 2025Updated 11 months ago
- ☆14Mar 21, 2022Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆19Jul 1, 2024Updated 2 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated 2 years ago
- The Mickey Mouse of dynamic linkers☆17Aug 23, 2026Updated last week
- Convolutional Neural Network in C (for educational purposes)☆32Jan 18, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 weeks ago
- Computer Graphics Tools library☆22Apr 4, 2017Updated 9 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆541Aug 19, 2026Updated 2 weeks ago
- ☆16Jun 23, 2023Updated 3 years ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆46May 3, 2024Updated 2 years ago
- ☆34Jul 22, 2020Updated 6 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- Julia package for robust Pade approximation.☆11Jul 28, 2022Updated 4 years ago
- A heterogeneous accelerator-centric compute cluster☆56Aug 27, 2026Updated last week
- This is a repository about how you can Controll KK 2.1.5 flght Controller by using the Rapsberry pi 3.☆12Sep 19, 2019Updated 6 years ago