Simple demonstration of using the RISC-V Vector extension
☆50Apr 18, 2024Updated last year
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 5 months ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Aug 21, 2024Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- RISC-V Assembly Learning Environment☆24Sep 16, 2025Updated 5 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- ACPI Shutdown Hack in 512 bytes of Assembly☆11Jun 20, 2021Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year
- bootOS is a monolithic operating system in 512 bytes of x86 machine code. The docs aren't guaranteed to be up-to-date☆16Jun 6, 2021Updated 4 years ago
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- An alternative to sudo and doas written in Rust☆14Jan 31, 2021Updated 5 years ago
- ☆16Jul 1, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 8 years ago
- 📂 Everything you need to know about the current directory in one command.☆10Aug 18, 2021Updated 4 years ago
- ☆364Feb 24, 2026Updated last week
- A simple OS☆12Apr 5, 2023Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Computer Graphics Tools library☆22Apr 4, 2017Updated 8 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆24Aug 25, 2025Updated 6 months ago
- ☆15Sep 27, 2022Updated 3 years ago
- Justice 2.0, a moderation bot for the repl.it discord☆13Feb 13, 2021Updated 5 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- The Mickey Mouse of dynamic linkers☆16Nov 15, 2025Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- Store your latest thoughts, ideas, or random things that pop into your head.☆14Oct 3, 2021Updated 4 years ago
- pylibjit, a Python library for compiling Python functions☆19Oct 1, 2020Updated 5 years ago
- A Simple 64 bits Operiting System☆15Jun 7, 2021Updated 4 years ago
- An example in bare metal RV32 assembly for the longan nano board☆21Jul 8, 2021Updated 4 years ago
- anti-mee6 bot☆17Feb 23, 2023Updated 3 years ago
- Infrastructure for explaining the outputs of differential dataflow computations☆23Sep 4, 2016Updated 9 years ago