Simple demonstration of using the RISC-V Vector extension
☆51Apr 18, 2024Updated 2 years ago
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆11Sep 19, 2025Updated 7 months ago
- Unit tests generator for RVV 1.0☆108Nov 11, 2025Updated 5 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆43Apr 25, 2026Updated last week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆18Apr 8, 2026Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Apr 19, 2026Updated 2 weeks ago
- ☆371Apr 25, 2026Updated last week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆36Aug 21, 2024Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Swan Benchmark Suite☆13Sep 17, 2025Updated 7 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 7 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆14Mar 21, 2022Updated 4 years ago
- ☆16Jul 1, 2024Updated last year
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Convolutional Neural Network in C (for educational purposes)☆31Jan 18, 2021Updated 5 years ago
- The Mickey Mouse of dynamic linkers☆16Nov 15, 2025Updated 5 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 months ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- Nonequispaced FFTs on GPUs (based on NFFT: http://www.nfft.org)☆11Apr 30, 2018Updated 8 years ago
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated last week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12Sep 17, 2023Updated 2 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 3 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Apr 28, 2021Updated 5 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago