Simple demonstration of using the RISC-V Vector extension
☆50Apr 18, 2024Updated last year
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 6 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 7 months ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 7 months ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆146Jan 27, 2026Updated last month
- ☆366Updated this week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆36Aug 21, 2024Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- RISC-V Assembly Learning Environment☆24Sep 16, 2025Updated 6 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆14Mar 21, 2022Updated 4 years ago
- ☆16Jul 1, 2024Updated last year
- Stanford CS143 Compilers☆22Jan 24, 2019Updated 7 years ago
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- Convolutional Neural Network in C (for educational purposes)☆30Jan 18, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆24Mar 1, 2026Updated 3 weeks ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year
- ☆33Jul 22, 2020Updated 5 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 3 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆57Apr 28, 2021Updated 4 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- RISC-V Packed SIMD Extension☆161Updated this week
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆15Apr 7, 2024Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago