Simple demonstration of using the RISC-V Vector extension
☆51Apr 18, 2024Updated 2 years ago
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 2 months ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Jun 27, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆152Jun 11, 2026Updated 3 weeks ago
- ☆377Jun 18, 2026Updated 2 weeks ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆256Updated this week
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆161Updated this week
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 9 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- ☆14Mar 21, 2022Updated 4 years ago
- ☆17Jul 1, 2024Updated 2 years ago
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Computer Graphics Tools library☆22Apr 4, 2017Updated 9 years ago
- Nonequispaced FFTs on GPUs (based on NFFT: http://www.nfft.org)☆11Apr 30, 2018Updated 8 years ago
- A libgloss replacement for RISC-V that supports HTIF☆45May 3, 2024Updated 2 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 4 months ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year
- ☆33Jul 22, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12Sep 17, 2023Updated 2 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- ACPI Shutdown Hack in 512 bytes of Assembly☆11Jun 20, 2021Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Apr 28, 2021Updated 5 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- RISC-V Packed SIMD Extension☆174Jun 26, 2026Updated last week