brucehoult / rvv_exampleLinks
Simple demonstration of using the RISC-V Vector extension
☆42Updated last year
Alternatives and similar repositories for rvv_example
Users that are interested in rvv_example are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Simple runtime for Pulp platforms☆48Updated this week
- RISC-V IOMMU Specification☆118Updated 3 weeks ago
- The specification for the FIRRTL language☆56Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆93Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated 9 months ago
- RISC-V Packed SIMD Extension☆146Updated last year
- ☆35Updated 10 months ago
- ☆89Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- This repo includes XiangShan's function units☆26Updated this week
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- ☆86Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- ☆11Updated 4 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆61Updated last week
- ☆61Updated 4 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- Documentation of the RISC-V C API☆76Updated 3 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆59Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago