brucehoult / rvv_example
Simple demonstration of using the RISC-V Vector extension
☆41Updated 10 months ago
Alternatives and similar repositories for rvv_example:
Users that are interested in rvv_example are comparing it to the libraries listed below
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆84Updated last month
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆29Updated 6 months ago
- ☆33Updated 8 months ago
- The specification for the FIRRTL language☆51Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- 64-bit multicore Linux-capable RISC-V processor☆85Updated 6 months ago
- The multi-core cluster of a PULP system.☆80Updated this week
- ☆85Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Unit tests generator for RVV 1.0☆78Updated this week
- ☆61Updated 4 years ago
- Simple runtime for Pulp platforms☆42Updated 2 weeks ago
- ☆86Updated 10 months ago
- RISC-V IOMMU Specification☆107Updated last week
- ☆16Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- ☆151Updated last year
- ☆47Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- NucleusRV - A 32-bit 5 staged pipelined risc-v core.☆64Updated this week
- RISC-V Packed SIMD Extension☆142Updated last year
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆53Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆28Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago