平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
☆75Mar 15, 2021Updated 5 years ago
Alternatives and similar repositories for c910-llvm
Users that are interested in c910-llvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Sep 3, 2025Updated 11 months ago
- ☆84Jun 1, 2022Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆19Aug 27, 2022Updated 3 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- ☆379Aug 10, 2026Updated last week
- opensbi port for juicevm☆16May 25, 2021Updated 5 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆148Feb 29, 2024Updated 2 years ago
- ☆13Nov 25, 2019Updated 6 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,146Sep 3, 2025Updated 11 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- ☆39Updated this week
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 4 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆341Updated this week
- OpenXuantie - OpenC910 Core☆1,464Jun 28, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- SiFive's LLVM working tree☆88Jul 18, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆33Jul 24, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- XuanTie vendor extension Instruction Set spec☆47Jul 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source non-blocking L2 cache☆65Updated this week
- ☆19Jul 26, 2024Updated 2 years ago
- ☆44Aug 7, 2026Updated last week
- Heritage of Sun Microsystems☆11Feb 11, 2021Updated 5 years ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆39Dec 1, 2023Updated 2 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆88Jan 21, 2022Updated 4 years ago
- compilerbook☆53Apr 25, 2021Updated 5 years ago