riscv-software-src / homebrew-riscvView external linksLinks
homebrew (macOS) packages for RISC-V toolchain
☆361Aug 16, 2025Updated 5 months ago
Alternatives and similar repositories for homebrew-riscv
Users that are interested in homebrew-riscv are comparing it to the libraries listed below
Sorting:
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 4 months ago
- GNU toolchain for RISC-V, including GCC☆4,360Jan 23, 2026Updated 3 weeks ago
- ☆51Jan 9, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,606Updated this week
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- RISC-V Opcodes☆833Jan 29, 2026Updated 2 weeks ago
- ☆1,117Jan 22, 2026Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- RISC-V Instruction Set Manual☆4,488Updated this week
- ☆39Sep 15, 2021Updated 4 years ago
- Low level access to RISC-V processors☆1,063Jan 28, 2026Updated 2 weeks ago
- ☆373May 22, 2023Updated 2 years ago
- educational microarchitectures for risc-v isa☆734Sep 1, 2025Updated 5 months ago
- A RISC-V ELF psABI Document☆830Feb 6, 2026Updated last week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Nov 15, 2021Updated 4 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- User programs for rCore OS☆19Jun 7, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- Digital Design with Chisel☆895Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- Test GD32VF103 microcontroller using hal crate https://github.com/luojia65/gd32vf103-hal☆13Sep 18, 2019Updated 6 years ago
- Fork of apple/swift with modifications to the stdlib to use in a bare metal kernel for use with swift-project1. See KERNEL_LIB.md for det…☆15Dec 6, 2025Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 3 years ago
- Working draft of the proposed RISC-V V vector extension☆1,069Mar 17, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,370Jan 8, 2026Updated last month
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,342Feb 6, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,272Updated this week