rachelselinar / DREAMPlaceFPGALinks
An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
☆88Updated 7 months ago
Alternatives and similar repositories for DREAMPlaceFPGA
Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- GPU-based logic synthesis tool☆97Updated last week
- The first version of TritonPart☆29Updated last year
- ☆45Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆77Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆89Updated 5 months ago
- ☆29Updated last year
- ☆107Updated 6 years ago
- ☆40Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- IDEA project source files☆110Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- ☆94Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- DATC RDF☆50Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ☆49Updated last year