rachelselinar / DREAMPlaceFPGALinks
An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
☆91Updated 8 months ago
Alternatives and similar repositories for DREAMPlaceFPGA
Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- GPU-based logic synthesis tool☆97Updated last month
- ☆46Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆78Updated 2 weeks ago
- ☆91Updated 7 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆109Updated 6 years ago
- ☆42Updated 3 years ago
- IDEA project source files☆111Updated 3 months ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆29Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆104Updated 6 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆168Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆87Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆55Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- DATC RDF☆50Updated 5 years ago
- ☆97Updated 6 months ago