rachelselinar / DREAMPlaceFPGA
An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
☆72Updated this week
Related projects: ⓘ
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- The first version of TritonPart☆18Updated 8 months ago
- ☆29Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆27Updated 3 weeks ago
- ☆46Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- An integrated CGRA design framework☆82Updated 9 months ago
- ☆38Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- ☆18Updated 2 months ago
- ☆33Updated last year
- ☆76Updated 2 months ago
- ☆95Updated 4 years ago
- ☆18Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆30Updated 2 months ago
- ☆17Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆107Updated 3 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 6 years ago
- An infrastructure for integrated EDA☆38Updated last year
- ☆34Updated 5 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆22Updated 4 years ago
- DATC RDF☆48Updated 4 years ago
- IDEA project source files☆93Updated 2 weeks ago
- The open-sourced version of BOOM-Explorer☆31Updated last year
- A list of our chiplet simulaters☆18Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆50Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆87Updated 4 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year