Alternatives and similar repositories for DREAMPlaceFPGA:

Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below

• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆99Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆48Updated 4 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆81Updated 7 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆24Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆39Updated 11 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆42Updated 5 months ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• vaughnbetz / COFFE
  ☆41Updated 6 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆43Updated 2 months ago
• pkuzjx / eda-collection
  ☆103Updated 5 years ago
• zshi0616 / python-deepgate
  ☆22Updated 8 months ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆39Updated 8 months ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 4 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆26Updated 5 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆103Updated 4 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated 10 months ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• The-OpenROAD-Project / asap7
  ☆136Updated this week
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆87Updated 4 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆54Updated 4 years ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆35Updated 3 months ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• Ravenslofty / librecell
  ☆20Updated 3 years ago
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆37Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆12Updated 2 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆116Updated 2 months ago