rachelselinar / DREAMPlaceFPGALinks
An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
☆85Updated 5 months ago
Alternatives and similar repositories for DREAMPlaceFPGA
Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- The first version of TritonPart☆29Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆39Updated 2 years ago
- ☆77Updated 4 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆44Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- ☆88Updated 4 months ago
- ☆106Updated 5 years ago
- IDEA project source files☆108Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆27Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- DATC RDF☆50Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆54Updated 5 months ago
- ☆47Updated last year