Alternatives and similar repositories for DREAMPlaceFPGA

Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below

• zslwyuan / AMF-Placer

  View on GitHub
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆109Mar 9, 2024Updated last year
• UCLA-VAST / RapidStream

  View on GitHub
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆128Dec 20, 2022Updated 3 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest

  View on GitHub
  ☆31Oct 12, 2023Updated 2 years ago
• watcag / RapidLayout

  View on GitHub
  RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
  ☆18Nov 26, 2020Updated 5 years ago
• Xilinx / fpga24_routing_contest

  View on GitHub
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆35Jun 3, 2025Updated 8 months ago
• limbo018 / DREAMPlace

  View on GitHub
  Deep learning toolkit-enabled VLSI placement
  ☆937Dec 28, 2025Updated last month
• PKU-IDEA / OpenPARF

  View on GitHub
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆170Apr 25, 2025Updated 9 months ago
• Xilinx / RapidWright

  View on GitHub
  Build Customized FPGA Implementations for Vivado
  ☆355Updated this week
• TILOS-AI-Institute / HypergraphPartitioning

  View on GitHub
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆77Jan 15, 2026Updated last month
• icgrp / hipr

  View on GitHub
  ☆17Feb 3, 2023Updated 3 years ago
• cuhk-eda / Xplace

  View on GitHub
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆157Jan 16, 2026Updated 3 weeks ago
• cuhk-eda / ripple-fpga

  View on GitHub
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆91Feb 11, 2020Updated 6 years ago
• UCLA-VAST / AutoBridge

  View on GitHub
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆127Jan 3, 2023Updated 3 years ago
• ABKGroup / TritonPart

  View on GitHub
  The first version of TritonPart
  ☆31Jan 2, 2024Updated 2 years ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• UIUC-ChenLab / Nimblock

  View on GitHub
  ☆13Jun 20, 2023Updated 2 years ago
• circuitnet / CircuitNet

  View on GitHub
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆446Jul 17, 2025Updated 6 months ago
• NVlabs / AutoDMP

  View on GitHub
  ☆158Jul 12, 2023Updated 2 years ago
• chipsalliance / fpga-interchange-schema

  View on GitHub
  ☆59Jul 4, 2022Updated 3 years ago
• Thinklab-SJTU / EDA-AI

  View on GitHub
  Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.
  ☆289Nov 23, 2025Updated 2 months ago
• Blaok / tapa

  View on GitHub
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Aug 26, 2024Updated last year
• NVlabs / CircuitOps

  View on GitHub
  ☆97Jun 24, 2025Updated 7 months ago
• TILOS-AI-Institute / MacroPlacement

  View on GitHub
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆299Jan 5, 2026Updated last month
• verilog-to-routing / vtr-verilog-to-routing

  View on GitHub
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,199Updated this week
• jianyicheng / DSS

  View on GitHub
  DASS HLS Compiler
  ☆29Oct 4, 2023Updated 2 years ago
• ABKGroup / TritonRoute-WXL

  View on GitHub
  ☆36Nov 3, 2020Updated 5 years ago
• zslwyuan / Light-HLS

  View on GitHub
  Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)
  ☆62Mar 17, 2022Updated 3 years ago
• cuhk-eda / cu-gr

  View on GitHub
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Feb 27, 2023Updated 2 years ago
• cuhk-eda / ripple

  View on GitHub
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆31Feb 25, 2022Updated 3 years ago
• ABKGroup / PlacementEssentialReadings

  View on GitHub
  ☆61Mar 8, 2021Updated 4 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction

  View on GitHub
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Aug 21, 2024Updated last year
• Blaok / soda

  View on GitHub
  Stencil with Optimized Dataflow Architecture
  ☆12Feb 27, 2024Updated last year
• RsynTeam / rsyn-x

  View on GitHub
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Jul 20, 2024Updated last year
• PrincetonUniversity / prga

  View on GitHub
  Open-source FPGA research and prototyping framework.
  ☆211Aug 8, 2024Updated last year
• UCLA-VAST / tapa

  View on GitHub
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.
  ☆181Aug 16, 2025Updated 5 months ago
• arc-research-lab / AIM

  View on GitHub
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆24May 18, 2025Updated 8 months ago
• AGS-L / DynaRapid

  View on GitHub
  ☆17Nov 18, 2025Updated 2 months ago
• EricLu1218 / Physical_Design_Automation

  View on GitHub
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆43Sep 7, 2025Updated 5 months ago
• ckchengucsd / ILP-SAT-Detailed-Router

  View on GitHub
  ILP SAT Detailed Router
  ☆13Apr 14, 2020Updated 5 years ago