Alternatives and similar repositories for DREAMPlaceFPGA

Users that are interested in DREAMPlaceFPGA are comparing it to the libraries listed below

• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆105Updated last year
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆28Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆61Updated this week
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆54Updated 3 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆90Updated last month
• tsung-wei-huang / ece5960-physical-design
  ☆39Updated 2 years ago
• vaughnbetz / COFFE
  ☆44Updated last year
• NVlabs / INSTA
  ☆86Updated 2 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆51Updated last year
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• IntelLabs / FloorSet
  ☆77Updated 3 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated last month
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆61Updated last year
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆38Updated 9 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆52Updated 3 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 5 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• zshi0616 / python-deepgate
  ☆23Updated last year
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆94Updated 2 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆56Updated 8 months ago
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆124Updated 2 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆155Updated 4 months ago
• The-OpenROAD-Project / asap5
  ☆34Updated 2 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆113Updated last year
• The-OpenROAD-Project / asap7
  ☆187Updated 6 months ago
• ABKGroup / PROBE3.0
  ☆45Updated last year
• UCLA-VAST / RapidStream
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆127Updated 2 years ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated 3 months ago