TILOS-AI-Institute / MacroPlacement
Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
☆231Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for MacroPlacement
- ☆130Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- RePlAce global placement tool☆215Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆307Updated last week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- ☆72Updated last month
- Artificial Netlist Generator☆33Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Machine Generated Analog IC Layout☆213Updated 6 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- ☆259Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- ☆267Updated 2 months ago
- ☆50Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- ☆56Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- IDEA project source files☆98Updated last week
- VLSI EDA Global Router☆68Updated 6 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆10Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆709Updated 3 weeks ago