TILOS-AI-Institute / MacroPlacement
Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
β250Updated last week
Alternatives and similar repositories for MacroPlacement:
Users that are interested in MacroPlacement are comparing it to the libraries listed below
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ138Updated last month
- RePlAce global placement toolβ227Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β124Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHKβ128Updated 2 years ago
- β137Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimizationβ118Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ132Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β151Updated 2 months ago
- β76Updated last month
- Machine Generated Analog IC Layoutβ230Updated 11 months ago
- Rsyn β An Extensible Physical Synthesis Frameworkβ123Updated 8 months ago
- β63Updated last year
- β291Updated 2 weeks ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024β42Updated 2 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for Eβ¦β142Updated 9 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)β347Updated 3 weeks ago
- Artificial Netlist Generatorβ37Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β100Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)β67Updated 7 months ago
- IDEA project source filesβ104Updated 4 months ago
- EPFL logic synthesis benchmarksβ181Updated 6 months ago
- UCSD Detailed Routerβ84Updated 4 years ago
- β264Updated 4 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.β228Updated 4 months ago
- β46Updated this week
- β139Updated last week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MSβ31Updated 4 months ago
- Deep learning toolkit-enabled VLSI placementβ763Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...β22Updated 6 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)β112Updated last year