TILOS-AI-Institute / MacroPlacementLinks
Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
☆287Updated 2 months ago
Alternatives and similar repositories for MacroPlacement
Users that are interested in MacroPlacement are comparing it to the libraries listed below
Sorting:
- ☆156Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- RePlAce global placement tool☆242Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- ☆276Updated 4 years ago
- Machine Generated Analog IC Layout☆260Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆428Updated 4 months ago
- Artificial Netlist Generator☆44Updated last year
- EPFL logic synthesis benchmarks☆220Updated 3 weeks ago
- ☆102Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆23Updated last year
- ☆94Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- ☆68Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- ☆48Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- ☆324Updated this week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 5 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated 2 months ago
- ☆58Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- VLSI EDA Global Router☆77Updated 7 years ago
- ☆89Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year