TILOS-AI-Institute / MacroPlacementLinks
Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
☆295Updated 2 weeks ago
Alternatives and similar repositories for MacroPlacement
Users that are interested in MacroPlacement are comparing it to the libraries listed below
Sorting:
- RePlAce global placement tool☆246Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆168Updated 8 months ago
- ☆156Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Machine Generated Analog IC Layout☆264Updated last year
- Artificial Netlist Generator☆46Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- ☆278Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆438Updated 6 months ago
- ☆97Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- ☆332Updated last week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆181Updated 7 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Timing prediction dataset download and instructions.☆16Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- ☆26Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆48Updated 3 months ago
- ☆61Updated 4 years ago
- ☆72Updated 2 months ago
- ☆48Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- EPFL logic synthesis benchmarks☆226Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- ☆31Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year