TILOS-AI-Institute / MacroPlacementLinks
Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
☆284Updated 2 weeks ago
Alternatives and similar repositories for MacroPlacement
Users that are interested in MacroPlacement are comparing it to the libraries listed below
Sorting:
- ☆148Updated 2 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆274Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆404Updated 2 months ago
- Machine Generated Analog IC Layout☆255Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- Artificial Netlist Generator☆43Updated last year
- ☆91Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆47Updated last year
- ☆85Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago
- ☆318Updated 3 months ago
- ☆31Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- EPFL logic synthesis benchmarks☆213Updated last week
- VLSI EDA Global Router☆75Updated 7 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆58Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆172Updated 3 months ago